English
Language : 

M16C6NK Datasheet, PDF (401/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
REVISION HISTORY
M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual
Rev. Date
2.00 Nov. 28, 2005
Page
258
259
260
261
263
264
265
267
269
270
272
275
281
283
286
288
Description
Summary
Table 20.3 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor
Mode (Normal-ver. only) is added.
Figure 20.12 Unassigned Pins Handling
• Figure of memory expansion mode or microprocessor mode is added.
• NOTES 1 and 3 are added.
Table 21.2 Flash Memory Rewrite Modes Overview
• Operation Mode of CPU Rewrite Mode is revised.
• NOTE 2 is revised.
• NOTE 4 is added.
21.1 Memory Map: 2nd sentence (The user ROM ...) is revised.
Figure 21.2 ROMCP Register is revised.
Table 21.3 EW0 Mode and EW1 Mode
• Flash Memory Status Detection of EW0 Mode is revised.
• NOTES 1and 2 are revised.
• NOTE 3 is added.
21.3.2 EW1 Mode: Last sentence (When an erase/program ...) is added.
21.3.3.4 FMSTP Bit
• 8th line: Procedure to change the FMSTP bit setting (1) to (4) are added.
Figure 21.5 Setting and Resetting of EW0 Mode
• First frame: “memory expansion mode” is added.
• NOTE 5 is revised and NOTE6 is added.
Figure 21.6 Setting and Resetting of EW1 Mode: NOTE 1 is revised.
Figure 21.7 Processing Before and After Low Power Dissipation Mode or On-chipOscillator
Low Power Dissipation Mode
• Title, First and second frames (left) and top of right: “on-chip oscillator low power
dissipation mode” is addded.
21.3.4.11 Stop Mode is revised.
21.3.4.12 Low Power Dissipation Mode and On-chip Oscillator Low Power Dissipation
Mode is partly revised.
21.3.5.5 Block Erase Command: Last sentence (Also execute ...) is added.
Figure 21.9 Block Erase Command: NOTES 2 and 3 are added.
Figure 21.12 Full Status Check and Handling Procedure for Each Error
• Erase error: (4) is added.
Table 21.7 Pin Functions for Standard Serial I/O Mode
• Description of VCC1, VCC2, VSS is revised.
• Description of P8_4 is revised.
• NOTE 1 is revised.
• NOTE 2 is added.
Figures 21.15 and 21.16 Circuit Application in Serial I/O Mode 1/2
• “VCC1” and “VCC2” are added.
Table 21.8 Pin Functions for CAN I/O Mode
• Description of VCC1, VCC2, VSS is revised.
• Description of P8_4 is revised.
• NOTE 1 is added.
C-5