English
Language : 

M16C6NK Datasheet, PDF (256/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
19. CAN Module
19.8 Bit-rate
Bit-rate depends on f1, the division value of the CAN module system clock, the division value of the baud
rate prescaler, and the number of Tq of one bit.
Table 19.2 shows the examples of bit-rate.
Table 19.2 Examples of Bit-rate
Bit-rate
24MHz (2)
20MHz
16MHz
10MHz
8MHz
1Mbps
12Tq (1)
10Tq (1)
8Tq (1)
-
-
500kbps
12Tq (2)
10Tq (2)
8Tq (2)
10Tq (1)
8Tq (1)
24Tq (1)
20Tq (1)
16Tq (1)
-
-
125kbps
12Tq (8)
10Tq (8)
8Tq (8)
10Tq (4)
8Tq (4)
16Tq (6)
20Tq (4)
16Tq (4)
20Tq (2)
16Tq (2)
24Tq (4)
-
-
-
-
83.3kbps
12Tq (12)
10Tq (12)
8Tq (12)
10Tq (6)
8Tq (6)
16Tq (9)
20Tq (6)
16Tq (6)
20Tq (3)
16Tq (3)
24Tq (6)
-
-
-
-
33.3kbps
12Tq (30)
10Tq (30)
8Tq (30)
10Tq (15)
8Tq (15)
24Tq (15)
20Tq (15)
16Tq (15)
-
-
NOTES:
1. The number in ( ) indicates a value of “fCAN division value” multiplied by “baud rate prescaler division value”.
2. 24 MHz is available Normal-ver. only.
19.8.1 Calculation of Bit-rate
f1
2 ✕ “fCAN division value (1)” ✕ “baud rate prescaler division value (2)” ✕ “number of Tq of one bit”
NOTES:
1. fCAN division value = 1, 2, 4, 8, 16
fCAN division value: a value selected in the CCLKR register
2. Baud rate prescaler division value = P + 1 (P: 0 to 15)
P: a value selected in the BRP bit in the CiCONR register (i = 0, 1)
Rev.2.00 Nov 28, 2005 page 238 of 378
REJ09B0124-0200