M16C6NK Datasheet, PDF (105/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
10. Interrupt
Interrupt Control Register ⁽¹⁾
Symbol
Address
After Reset
b7 b6 b5 b4 b3 b2 b1 b0
0
INT3IC ⁽²⁾
0044h
C1RECIC/S4IC/INT5IC ^{(2) (7)} 0048h
C1TRMIC/S3IC/INT4IC ^{(2) (8)} 0049h
INT0IC to INT2IC
005Dh to 005Fh
TA2IC/INT7IC ⁽⁹⁾
0057h
TA3IC/INT6IC ⁽¹⁰⁾
0058h
TB1IC/INT8IC ⁽¹¹⁾
005Bh
XX00X000b
XX00X000b
XX00X000b
XX00X000b
XX00X000b
XX00X000b
XX00X000b
Bit Symbol
Bit Name
Function
RW
ILVL0
ILVL1
ILVL2
Interrupt Priority Level
Select Bit
b2 b1 b0
0 0 0 : Level 0 (interrupt disabled) ^RW
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
RW
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
RW
1 1 1 : Level 7
IR
Interrupt Request Bit
0 : Interrupt not requested
1 : Interrupt requested
RW ⁽³⁾
POL
Polarity Select Bit
0 : Selects falling edge ^{(4) (5) (6)}
1 : Selects rising edge
RW
-
(b5)
Reserved Bit
Set to "0"
RW
-
(b7-b6)
Nothing is assigned. When write, set to "0".
When read, their contents are indeterminate.
-
NOTES:
1. To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that
register. For details, refer to 23.8 Interrupt.
2. When the BYTE pin is low and the processor mode is memory expansion or microprocessor mode, set the
ILVL2 to ILVL0 bits in the INT5IC to INT3IC registers to "000b" (interrupt disabled).
* Not available memory expansion and microprocessor modes in T/V-ver..
3. This bit can only be reset by writing "0" (Do not write "1").
4. If the IFSR10 to IFSR15 bits in the IFSR1 register and the IFSR23 to IFSR25 bits in the IFSR2 register are
"1" (both edges), set the POL bit in the INT0IC to INT8IC register to "0" (falling edge). INT6IC to INT8IC registers
are in the 128-pin version.
5. Set the POL bit in the S3IC register to "0" (falling edge) when the IFSR00 bit in the IFSR0 register = 1 and the
IFSR16 bit in the IFSR1 register = 0 (SI/O3 selected).
6. Set the POL bit in the S4IC register to "0" (falling edge) when the IFSR03 bit in the IFSR0 register = 1 and the
IFSR17 bit in the IFSR1 register = 0 (SI/O4 selected).
7. Use the IFSR03 bit in the IFSR0 register and the IFSR17 bit in the IFSR1 register to select.
8. Use the IFSR00 bit in the IFSR0 register and the IFSR16 bit in the IFSR1 register to select.
9. Use the IFSR20 bit in the IFSR2 register to select.
The INT7IC register is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to "0" (Timer A2).
10. Use the IFSR21 bit in the IFSR2 register to select.
The INT6IC register is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to "0" (Timer A3).
11. Use the IFSR22 bit in the IFSR2 register to select.
The INT8IC register is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to "0" (Timer B1).
Figure 10.4 Interrupt Control Registers (2)
Rev.2.00 Nov 28, 2005 page 87 of 378
REJ09B0124-0200