English
Language : 

M16C6NK Datasheet, PDF (171/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
15. Serial Interface
UARTi Transmit Buffer Register (i = 0 to 2) (1)
(b15)
(b8)
b7
b0 b7
b0
Symbol
U0TB
U1TB
U2TB
Address
03A3h to 03A2h
03ABh to 03AAh
01FBh to 01FAh
Bit
Symbol
-
(b8-b0)
Transmit data
Function
- Nothing is assigned When write, set to "0".
(b15-b9) When read, their contents are indeterminate.
NOTE:
1. Use the MOV instruction to write to this register.
After Reset
Indeterminate
Indeterminate
Indeterminate
RW
WO
-
UARTi Receive Buffer Register (i = 0 to 2)
(b15)
(b8)
b7
b0 b7
b0
Bit
Symbol
-
(b7-b0)
-
Symbol
U0RB
U1RB
U2RB
Bit Name
Address
03A7h to 03A6h
03AFh to 03AEh
01FFh to 01FEh
After Reset
Indeterminate
Indeterminate
Indeterminate
Function
RW
Receive data (D7 to D0)
RO
-
(b8)
-
Receive data (D8)
RO
- Nothing is assigned When write, set to "0".
(b10-b9) When read, their contents are "0".
-
ABT
Arbitration Lost
Detecting Flag (1)
0 : Not detected
1 : Detected
RW
OER
Overrun Error Flag (2)
0 : No overrun error
1 : Overrun error found
RO
FER
Framing Error Flag (2)
0 : No framing error
1 : Framing error found
RO
PER Parity Error Flag (2)
0 : No parity error
1 : Parity error found
RO
SUM Error Sum Flag (2)
0 : No error
1 : Error found
RO
NOTES:
1. The ABT bit is set to "0" by writing "0" in a program. (Writing "1" has no effect.)
2. When the SMD2 to SMD0 bits in the UiMR register = 000b (serial interface disabled) or the RE bit in the UiC1 register = 0
(reception disabled), all of the SUM, PER, FER and OER bits are set to "0" (no error). The SUM bit is set to "0" (no error)
when all of the PER, FER and OER bits are = 0 (no error).
Also, the PER and FER bits are set to "0" by reading the lower byte of the UiRB register.
UARTi Bit Rate Generator Register (i = 0 to 2) (1) (2) (3)
Symbol
b7
b0
U0BRG
U1BRG
U2BRG
Address
03A1h
03A9h
01F9h
After Reset
Indeterminate
Indeterminate
Indeterminate
Bit
Symbol
Function
Setting Range
RW
- Assuming that set value = n, UiBRG
(b7-b0) divides the count source by n + 1
00h to FFh
WO
NOTES:
1. Write to this register while serial I/O is neither transmitting nor receiving.
2. Use the MOV instruction to write to this register.
3. Write to this register after setting the CLK1 to CLK0 bits in the UiC0 register.
Figure 15.5 U0TB to U2TB Registers, U0RB to U2RB Registers, and U0BRG to U2BRG Registers
Rev.2.00 Nov 28, 2005 page 153 of 378
REJ09B0124-0200