M16C6NK Datasheet, PDF (118/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
10. Interrupt
Address Match Interrupt Enable Register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
AIER
Address
0009h
After Reset
XXXXXX00b
Bit Symbol
Bit Name
Function
RW
Address Match Interrupt 0 0 : Interrupt disabled
AIER0 _{Enable Bit}
1 : Interrupt enabled
RW
AIER1
Address Match Interrupt 1 0 : Interrupt disabled
Enable Bit
1 : Interrupt enabled
RW
-
(b7-b2)
Nothing is assigned. When write, set to "0".
When read, their contents are indeterminate.
-
Address Match Interrupt Enable Register 2
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
AIER2
Address
01BBh
After Reset
XXXXXX00b
Bit Symbol
Bit Name
Function
RW
Address Match Interrupt 2 0 : Interrupt disabled
AIER20 _{Enable Bit}
1 : Interrupt enabled
RW
AIER21
Address Match Interrupt 3
Enable Bit
0 : Interrupt disabled
1 : Interrupt enabled
RW
-
(b7-b2)
Nothing is assigned. When write, set to "0".
When read, their contents are indeterminate.
-
Address Match Interrupt Register i (i = 0 to 3)
(b23)
b7
(b19)
b3
(b16)(b15)
b0 b7
(b8)
b0 b7
Symbol
RMAD0
b0 _RMAD1
RMAD2
RMAD3
Address
0012h to 0010h
0016h to 0014h
01BAh to 01B8h
01BEh to 01BCh
After Reset
X00000h
X00000h
X00000h
X00000h
Bit Symbol
Function
Setting Range RW
-
(b19-b0)
Address setting register for address
match interrupt
00000h to FFFFFh RW
-
Nothing is assigned. When write, set to "0".
(b23-b20) _{When read, their contents are indeterminate.}
-
Figure 10.16 AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers
Rev.2.00 Nov 28, 2005 page 100 of 378
REJ09B0124-0200