MC912DG128ACPVE Datasheet, PDF (374/478 Pages) Freescale Semiconductor, Inc – Upward compatible with M68HC11 instruction set

Freescale Semiconductor, Inc.
Analog-to-Digital Converter
19.6.2 WAIT Mode
If the ASWAI control bit in ATDCTL2 is set, then the ATD responds to
WAIT mode. If the ASWAI control bit is clear, then the ATD ignores the
WAIT signal. The ATD response to the wait mode is to power down the
module. In this mode, the MCU does not have access to the control,
status or result registers.
19.6.3 Background Debug (ATD FREEZE) Mode
When debugging an application, it is useful to have the ATD pause when
a breakpoint is encountered. To accommodate this, there are two
FREEZE bits in the ATDCTL3 register used to select one of three
responses:
1. The ATD module may ignore the freeze request.
2. It may respond to the freeze request by finishing the current
conversion and ‘freezing’ before starting the next sample period.
3. It may respond by immediately ‘freezing’.
Control and timing logic is static allowing the register contents and timing
position to be remembered indefinitely. The analog electronics remains
powered up; however, internal leakage may compromise the accuracy
of a frozen conversion depending on the length of the freeze period.
When the BDM signal is negated clock activity resumes.
Access to the ATD register file is possible during the ‘frozen’ period.
19.6.4 Module Reset
The ATD module is reset on two different events.
1. In the case of a system reset.
2. If the RST bit in the ATDTEST register is activated.
The single difference between the two events is that the RST bit event
does not reset the ADPU bit to its reset state value - i.e. the module is
not reset into a powered down state and will be returned to an idle state.
Technical Data
374
MC68HC912DT128A — Rev 4.0
Analog-to-Digital Converter
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA