MC912DG128ACPVE Datasheet, PDF (245/478 Pages) Freescale Semiconductor, Inc – Upward compatible with M68HC11 instruction set

Freescale Semiconductor, Inc.
Enhanced Capture Timer
Introduction
Load holding register and reset pulse accumulator
PT0
Edge detector
Delay counter
EDG0
0
8-bit PAC0 (PACN0)
PT1
Edge detector
Delay counter
EDG1
PA0H holding register
Interrupt
0
8-bit PAC1 (PACN1)
PT2
Edge detector
PA1H holding register
Delay counter
EDG2
0
8-bit PAC2 (PACN2)
PT3
Edge detector
Delay counter
EDG3
PA2H holding register
Interrupt
0
8-bit PAC3 (PACN3)
PA3H holding register
Figure 15-3. 8-Bit Pulse Accumulators Block Diagram
MC68HC912DT128A — Rev 4.0
MOTOROLA
Enhanced Capture Timer
For More Information On This Product,
Go to: www.freescale.com
Technical Data
245