English
Language : 

F81867 Datasheet, PDF (217/315 Pages) Feature Integration Technology Inc. – 6 UARTs μSuper IO With 128 Bytes FIFO and Power Saving Functions
F81867
Fintek Used Only Register 1 ⎯ Offset 07h
Bit
Name
R/W Reset Default
Description
7-0
Reserved
R/W 5VSB
1 This byte is fintek used only, don’t change the default value
Fintek Used Only Register 2 ⎯ Offset 0Fh
Bit
Name
R/W Reset Default
Description
7-0
Reserved
-
-
- This byte is fintek used only, don’t write to this byte.
7.20.8 Hardware Monitor μC Side Register (base address 0x2000, 256 byte)
7.18.8.1 Temperature Setting
Configuration Register 1 ⎯ Offset 01h
Bit
Name
R/W
7-3
Reserved
0h
2 POWER_DOWN R/W
1 FAN_START R/W
0 V_T_START R/W
Reset
-
5VSB
5VSB
5VSB
Default
Description
0 Reserved
0 Hardware monitor function power down.
1
Set one to enable startup of fan monitoring operations; a zero
puts the part in standby mode.
1
Set one to enable startup of temperature and voltage monitoring
operations; a zero puts the part in standby mode.
Protection Mode Configuration Register ⎯ Offset 02h
Bit
Name
R/W Reset Default
7
Reserved
R/W
-
0 Dummy register.
Description
6 CASE_BEEP_EN R/W 5VSB
5-4
OVT_MODE R/W 5VSB
3
Reserved
R/W
-
0 0: Disable case open event output via BEEP.
1: Enable case open event output via BEEP.
00: The OVT# will be low active level mode.
0
01: The OVT# will be low pulse mode.
10: The OVT# will indicate by 1Hz LED function.
11: The OVT# will indicate by (400/800HZ) BEEP output.
0 Dummy register.
2 CASE_SMI_EN R/W 5VSB
1-0 ALERT_MODE R/W 5VSB
0 0: Disable case open event output via PME.
1: Enable case open event output via PME.
00: The ALERT# will be low active level mode.
0
01: The ALERT# will be high active level mode.
10: The ALERT# will indicate by 1Hz LED function.
11: The ALERT# will indicate by (400/800HZ) BEEP output.
Case Open Status Register ⎯ Offset 03h
Bit
Name
R/W Reset Default
Description
7-1
Reserved
R/W
-
0 Reserved
0
CASE_STS R/W VBAT
0
Case open event status, write 1 to clear if case open event
cleared. (This bit is powered by VBAT.)
217
Dec, 2011
V0.12P