MC68LC040RC25A Datasheet, PDF (404/442 Pages) Freescale Semiconductor, Inc – M68040 Users Manual

Freescale Semiconductor, Inc.
BCLK
+5 V
VCC
0V
RSTI
CDIS, MDIS*,
IPL2–IPL0
BUS
SIGNALS
TS
TIP
BR
BG
BB
MI
t > 10
CLOCKS
2
CLOCKS
128
CLOCKS
Undefined
NOTE: * Not on MC68EC040V.
Figure C-2. MC68040V and MC68EC040V Initial Power-On Reset Timing
Once RSTI negates, the processor is internally held in reset for another 124 clocks
maximum. During the reset period, all signals that can be, are three-stated, and the rest
are driven to their inactive state. Once the internal reset signal negates, all bus signals
continue to remain in a high-impedance state until the processor is granted the bus.
Afterwards, the first bus cycle for reset exception processing begins. Figure C-2 illustrates
that the processor assumes implicit bus ownership before the first bus cycle begins.
For processor resets after the initial power-on reset, RSTI should be asserted for at least
10 clock periods. The Figure C-3 illustrates timings associated with a reset when the
processor is executing bus cycles. Note that BB and TIP (and TA if driven during a
snooped access) are negated before transitioning to a three-state level.
C-8
M68040 USER’S MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com