MC68LC040RC25A Datasheet, PDF (16/442 Pages) Freescale Semiconductor, Inc – M68040 Users Manual

Freescale Semiconductor, Inc.
LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Title
Page
Number
4-5 Instruction-Cache Line State Diagram ......................................................... 4-14
4-6 Data-Cache Line State Diagram .................................................................. 4-16
5-1 Functional Signal Groups ............................................................................. 5-4
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
M68040 Test Logic Block Diagram .............................................................. 6-2
Bypass Register ........................................................................................... 6-6
Output Latch Cell (O.Latch) ......................................................................... 6-7
Input Pin Cell (I.Pin) ..................................................................................... 6-7
Output Control Cells (IO.Ctl) ........................................................................ 6-8
General Arrangement of Bidirectional Pins .................................................. 6-8
Circuit Disabling IEEE Standard 1149.1A .................................................... 6-14
Clock Input Timing Diagram ......................................................................... 6-22
TRST Timing Diagram .................................................................................. 6-22
Boundary Scan Timing Diagram .................................................................. 6-23
Test Access Port Timing Diagram ............................................................... 6-23
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
7-18
7-19
7-20
7-21
7-22
7-23
7-24
7-25
Signal Relationships to Clocks..................................................................... 7-2
Internal Operand Representation ................................................................. 7-3
Data Multiplexing ......................................................................................... 7-4
Byte Enable Signal Generation and PAL Equation ...................................... 7-5
Example of a Misaligned Long-Word Transfer............................................. 7-7
Example of a Misaligned Word Transfer ...................................................... 7-7
Misaligned Long-Word Read Transfer Timing ............................................. 7-8
Byte, Word, and Long-Word Read Transfer Flowchart ................................ 7-10
Byte, Word, and Long-Word Read Transfer Timing..................................... 7-11
Line Read Transfer Flowchart...................................................................... 7-14
Line Read Transfer Timing .......................................................................... 7-15
Burst-Inhibited Line Read Transfer Flowchart ............................................. 7-18
Burst-Inhibited Line Read Transfer Timing .................................................. 7-19
Byte, Word, and Long-Word Write Transfer Flowchart ................................ 7-20
Long-Word Write Transfer Timing ................................................................ 7-21
Line Write Transfer Flowchart ...................................................................... 7-23
Line Write Transfer Timing........................................................................... 7-24
Locked Transfer for TAS Instruction Timing ................................................ 7-27
Interrupt Pending Procedure ........................................................................ 7-30
Assertion of IPEND ...................................................................................... 7-30
Interrupt Acknowledge Bus Cycle Flowchart ............................................... 7-32
Interrupt Acknowledge Bus Cycle Timing .................................................... 7-33
Autovector Interrupt Acknowledge Bus Cycle Timing .................................. 7-34
Breakpoint Interrupt Acknowledge Bus Cycle Flowchart ............................. 7-35
Breakpoint Interrupt Acknowledge Bus Cycle Timing .................................. 7-36
xviii
M68040 USER’S MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com