MC68LC040RC25A Datasheet, PDF (211/442 Pages) Freescale Semiconductor, Inc – M68040 Users Manual

Freescale Semiconductor, Inc.
BCLK
UPA1, UPA0
SIZ1, SIZ0
TT1, TT0
TM2–TM0
TLN1, TLN0
R/W
CIOUT
TS
TIP
TA
A31–A0
D31–D0
C1
C2
C3
C4
C5
A1, A0 =
01
10
11
00
NOTE: The selected device increments the value of A3 and A2.
Figure 7-46. Multiplexed Address and Data Bus (Line Write)
7.11.3 Data Latch Enable Mode
The data latch enable (DLE) mode allows read data to be latched by the assertion of the
DLE signal instead of by the BCLK rising edge at the end of each transfer. In some
applications, this mode can reduce the number of clocks required to perform line burst
reads. A logic zero on the MDIS enables this mode during a processor reset.
Figure 7-47 illustrates a conceptual block diagram of the logic used to latch the read data
bus in DLE mode. The DLE signal controls transparent latch A, which allows data to be
latched before the rising edge of BCLK. Latch A operates transparently when DLE is
negated and latches the level on the data bus when DLE is asserted. Note that the DLE
signal only controls latching of the read data and does not affect termination of the bus
MOTOROLA
M68040 USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
7-69