English
Language : 

PIC18F97J60 Datasheet, PDF (29/474 Pages) Microchip Technology – 64/80/100-Pin, High-Performance, 1 Mbit Flash Microcontrollers with Ethernet
PIC18F97J60 FAMILY
TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number Pin Buffer
TQFP
Type Type
Description
RH0
PORTH is a bidirectional I/O port.
79
I/O
ST
Digital I/O.
RH1
80
I/O
ST
Digital I/O.
RH2
1
I/O
ST
Digital I/O.
RH3
2
I/O
ST
Digital I/O.
RH4/AN12/P3C
RH4
AN12
P3C(4)
22
I/O
ST
Digital I/O.
I Analog
Analog input 12.
O
—
ECCP3 PWM output C.
RH5/AN13/P3B
RH5
AN13
P3B(4)
21
I/O
ST
Digital I/O.
I Analog
Analog input 13.
O
—
ECCP3 PWM output B.
RH6/AN14/P1C
RH6
AN14
P1C(4)
20
I/O
ST
Digital I/O.
I Analog
Analog input 14.
O
—
ECCP1 PWM output C.
RH7/AN15/P1B
RH7
AN15
P1B(4)
19
I/O
ST
Digital I/O.
I Analog
Analog input 15.
O
—
ECCP1 PWM output B.
Legend:
Note 1:
2:
3:
4:
TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
Analog = Analog input
I = Input
O
= Output
P = Power
OD
= Open-Drain (no P diode to VDD)
Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.
Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).
Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.
Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).
© 2006 Microchip Technology Inc.
Advance Information
DS39762A-page 27