English
Language : 

PIC18F97J60 Datasheet, PDF (214/474 Pages) Microchip Technology – 64/80/100-Pin, High-Performance, 1 Mbit Flash Microcontrollers with Ethernet
PIC18F97J60 FAMILY
REGISTER 18-2: ECON2: ETHERNET CONTROL REGISTER 2
R/W-1
R/W-0(1)
R/W-0
U-0
U-0
U-0
AUTOINC PKTDEC
ETHEN
—
—
—
bit 7
U-0
U-0
—
—
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
bit 6
bit 5
bit 4-0
AUTOINC: Automatic Buffer Pointer Increment Enable bit
1 = Automatically increment ERDPT or EWRPT on reading from or writing to EDATA
0 = Do not automatically change ERDPT and EWRPT after EDATA is accessed
PKTDEC: Packet Decrement bit
1 = Decrement the EPKTCNT register by one
0 = Leave EPKTCNT unchanged
ETHEN: Ethernet Module Enable bit
1 = Ethernet module enabled
0 = Ethernet module disabled
Unimplemented: Read as ‘0’
Note 1: This bit is automatically cleared once it is set.
REGISTER 18-3: ESTAT: ETHERNET STATUS REGISTER
U-0
—
bit 7
R/C-0
BUFER
U-0
R/C-0
U-0
—
LATECOL
—
R-0
RXBUSY
R/C-0
TXABRT
R-0
PHYRDY
bit 0
Legend:
R = Readable bit
-n = Value at POR
C = Clearable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
Unimplemented: Read as ‘0’
bit 6
BUFER: Ethernet Buffer Error Status bit
1 = An Ethernet read or write has generated a buffer error (overrun or underrun)
0 = No buffer error has occurred
bit 5
Unimplemented: Read as ‘0’
bit 4
LATECOL: Late Collision Error bit
1 = A collision occurred after 64 bytes had been transmitted
0 = No collisions after 64 bytes have occurred
bit 3
Unimplemented: Read as ‘0’
bit 2
RXBUSY: Receive Busy bit
1 = Receive logic is receiving a data packet
0 = Receive logic is idle
bit 1
TXABRT: Transmit Abort Error bit
1 = The transmit request was aborted
0 = No transmit abort error
bit 0
PHYRDY: Ethernet PHY Clock Ready bit
1 = Ethernet PHY OST has expired; PHY is ready
0 = Ethernet PHY OST is still counting; PHY is not ready
DS39762A-page 212
Advance Information
© 2006 Microchip Technology Inc.