|
MC68HC11KW1 Datasheet, PDF (78/238 Pages) Motorola, Inc – High-density complementary metal oxide semiconductor HCMOS) microcontroller unit | |||
|
◁ |
4.5.4 CSCTL â Chip select control register
Chip select control (CSCTL)
Address bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$005B IOEN IOPL IOCSA IOSZ GCSPR PCSEN PCSZA PCSZB 0000 0100
IOEN â I/O chip select enable
4
1 (set) â CSIO is enabled and uses port H pin 4.
0 (clear) â CSIO is disabled and port H pin 4 is a general-purpose I/O pin.
IOPL â I/O chip select polarity select
1 (set) â CSIO is active high.
0 (clear) â CSIO is active low.
IOCSA â I/O chip select address valid
1 (set) â CSIO is valid during address valid time.
0 (clear) â CSIO is valid during E-clock high time.
IOSZ â I/O chip select size select
1 (set) â CSIO size is 8K at $0000â$1FFF.
0 (clear) â CSIO size is 4K at $1000â$1FFF.
GCSPR â General-purpose chip select priority (refer to Table 4-12)
1 (set) â General-purpose chip selects have priority over program chip select.
0 (clear) â Program chip select has priority over general-purpose chip selects.
PCSEN â Program chip select enable
1 (set) â CSPROG is enabled out of reset and uses port H pin 7.
0 (clear) â CSPROG is disabled and port H pin 7 is a general-purpose I/O pin.
PCSZA and PCSZB â Program chip select size (A or B)
Table 4-13 Program chip select size
PCSZA PCSZB
0
0
0
1
1
0
1
1
Size (bytes)
64K
32K
16K
8K
Address range
$0000 â $FFFF
$8000 â $FFFF
$C000 â $FFFF
$E000 â $FFFF
4-34
OPERATING MODES AND ON-CHIP MEMORY
MC68HC11KW1
|
▷ |