|
MC68HC11KW1 Datasheet, PDF (33/238 Pages) Motorola, Inc – High-density complementary metal oxide semiconductor HCMOS) microcontroller unit | |||
|
◁ |
JSR, Jump to subroutine
DIRECT
Main program
PC
$9D = JSR
dd
RTN Next instruction
IND, X
Main program
PC
$AD = JSR
ff
RTN Next instruction
IND, Y
Main program
PC
$18 = PRE
$AD = JSR
ff
RTN Next instruction
Main program
PC
$BD = JSR
hh
EXTEND
ll
RTN Next instruction
RTS, Return from subroutine
Main program
PC
$39 = RTS
BSR, Branch to subroutine
Main program
PC
$8D = BSR
rr
RTN Next instruction
SPâ2
SPâ1
SP
Stack
RTNH
RTNL
SPâ2
SPâ1
SP
Stack
RTNH
RTNL
SP
SP+1
SP+2
Stack
RTNH
RTNL
SWI, Software interrupt
Main program
PC
$3F = SWI
RTN
WAI, Wait for interrupt
Main program
PC
$3E = WAI
RTN
RTI, Return from interrupt
Interrupt program
PC
$3B = RTI
SPâ9
SPâ8
SPâ7
SPâ6
SPâ5
SPâ4
SPâ3
SPâ2
SPâ1
SP
Stack
Condition Code
Accumulator B
Accumulator A
Index register (IXH)
Index register (IXL)
Index register (IYH)
Index register (IYL)
RTNH
RTNL
SP
SP+1
SP+2
SP+3
SP+4
SP+5
SP+6
SP+7
SP+8
SP+9
Stack
Condition Code
Accumulator B
Accumulator A
Index register (IXH)
Index register (IXL)
Index register (IYH)
Index register (IYL)
RTNH
RTNL
LEGEND
RTN Address of the next instruction in the main program, to be executed on return from subroutine
RTNH More signiï¬cant byte of return address
RTNL Less signiï¬cant byte of return address
Shaded cells show stack pointer position after the operation is complete
dd 8-bit direct address ($0000â$00FF); the high byte is assumed to be $00
ff 8-bit positive offset ($00 to $FF (0 to 256)) is added to the index register contents
hh High order byte of 16-bit extended address
ll Low order byte of 16-bit extended address
rr Signed relative offset ($80 to $7F (â128 to +127)); offset is relative to the address following the offset byte
3
Figure 3-2 Stacking operations
MC68HC11KW1
CENTRAL PROCESSING UNIT
3-3
|
▷ |