English
Language : 

MC68HC11KW1 Datasheet, PDF (215/238 Pages) Motorola, Inc – High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
◁
A.5.3 Serial peripheral interface timing
(VDD = 5.0Vdc ± 5%, VSS = 0Vdc, TA = TL to TH)
Num
Characteristic (1)
4.0 MHz
Symbol
Unit
Min. Max.
Operating frequency
Master fOP(M)
0
Slave fOP(S)
0
1 Cycle time
2 Enable lead time (2)
3 Enable lag time (2)
Master tCYC(M) 2.0
Slave tCYC(S) 250
Master tLEAD(M) —
Slave tLEAD(S) 200
Master tLAG(M) —
Slave tLAG(S) 200
4 Clock (SCK) high time
Master tW(SCKH)M 130
Slave tW(SCKH)S 85
5 Clock (SCK) low time
Master tW(SCKL)M 130
Slave tW(SCKL)S 85
6 Input data set-up time
Master tSU(M) 100
Slave tSU(S) 100
7 Input data hold time
Master tH(M) 100
Slave tH(S) 100
8 Access time (from high-z to data active) Slave tA
0
9 Disable time (hold time to high-z state) Slave tDIS
—
10 Data valid (after enable edge) (3)
tV(S)
—
11 Output data hold time (after enable edge)
12 Rise time (3)
tHO
0
SPI outputs (SCK, MOSI and MISO)
SPI inputs (SCK, MOSI, MISO and SS)
13 Fall time (3)
tRM
—
tRS
—
SPI outputs (SCK, MOSI and MISO)
SPI inputs (SCK, MOSI, MISO and SS)
tFM
—
tFS
—
0.5 fOP
4.0 MHz
— tCYC
— ns
— ns
— ns
— ns
— ns
— ns
— ns
— ns
— ns
— ns
— ns
— ns
— ns
120 ns
125 ns
125 ns
— ns
100 ns
2.0 µs
100 ns
2.0 µs
(1) All timing is given with respect to 20% and 70% of VDD, unless otherwise noted.
(2) Signal production depends on software.
(3) Assumes 200pF load on all SPI pins.
A
MC68HC11KW1
ELECTRICAL SPECIFICATIONS
A-11
 ▷