|
SH7101 Datasheet, PDF (72/486 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer | |||
|
◁ |
2. CPU
Branch Instructions
Table 2.16 Branch Instructions
Instruction
Instruction Code
Operation
BF label 10001011dddddddd If T = 0, disp à 2 + PC â PC; if T =
1, nop
BF/S label 10001111dddddddd Delayed branch, if T = 0, disp à 2 +
PC â PC; if T = 1, nop
BT label 10001001dddddddd If T = 1, disp à 2 + PC â PC; if T =
0, nop
BT/S label 10001101dddddddd Delayed branch, if T = 1, disp à 2 +
PC â PC; if T = 0, nop
BRA label 1010dddddddddddd Delayed branch, disp à 2 + PC â
PC
BRAF Rm
0000mmmm00100011 Delayed branch, Rm + PC â PC
BSR label 1011dddddddddddd Delayed branch, PC â PR, disp à 2
+ PC â PC
BSRF Rm
0000mmmm00000011 Delayed branch, PC â PR,
Rm + PC â PC
JMP @Rm
0100mmmm00101011 Delayed branch, Rm â PC
JSR @Rm
0100mmmm00001011 Delayed branch, PC â PR,
Rm â PC
RTS
0000000000001011 Delayed branch, PR â PC
Note: * One state when the program does not branch.
Execu-
tion
States
3/1*
3/1*
3/1*
2/1*
2
2
2
2
2
2
2
T Bit
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
â¯
Rev.2.00 Sep. 27, 2007 Page 38 of 448
REJ09B0394-0200
|
▷ |