HD6433308 Datasheet, PDF (288/349 Pages) Hitachi Semiconductor – Hitachi Single-Chip MicroComputer

(3) E Clock Bus Cycle
Ø
E
A15 – A 0, IOS
AS
RD, WR
D7 to D0
(Read)
D7 to D0
(Write)
tAD
tAS1
tED
tEr
tED
tEf
tSD
tAH
tAD
tAD
tRDS
tRDH
tRDHE
tWDHE
Figure 17-6. E Clock Bus Cycle
17.3.2 Control Signal Timing
(1) Reset Input Timing
Fig. 17-6
Ø
RES
MD1 and
MD0
t MDS
tRESS
tRESS
tRESW
Figure 17-7. Reset Input Timing
280