HD6433308 Datasheet, PDF (206/349 Pages) Hitachi Semiconductor – Hitachi Single-Chip MicroComputer

9.3 Operation
9.3.1 Overview
The SCI supports serial data transfer in both asynchronous and synchronous modes.
The communication format depends on settings in the SMR as indicated in Table 9-5. The clock
source and usage of the ASCK and CSCK pins depend on settings in the SMR and SCR as
indicated in Table 9-6.
Table 9-5. Communication Formats Used by SCI
SMR
C/A CHR PE
0
0
0
1
1
0
1
1
——
STOP
0
1
0
1
0
1
0
1
—
Mode
Asynchronous
Synchronous
Format
8-Bit data
7-Bit data
8-Bit data
Parity
None
Yes
None
Yes
—
Stop bit
length
1
2
1
2
1
2
1
2
—
Table 9-6. SCI Clock Source Selection
SMR
C/A
0
(Async
mode)
SCR
CKE1
0
1
1
0
(Sync
mode) 1
CKE0
0
1
0
1
0
1
0
1
Clock
source ASCK pin
Internal Input/output port*
Serial clock output
at bit rate
External Serial clock input
at 16 × bit rate
Internal Input/output port*
External Input/output port*
CSCK pin
Input/output port*
Input/output port*
Input/output port*
Serial clock output
Serial clock input
* Not used by the SCI.
193