HD6433308 Datasheet, PDF (15/349 Pages) Hitachi Semiconductor – Hitachi Single-Chip MicroComputer

Figure 5-2
Figure 5-3
Figure 5-4
Figure 5-5
Figure 5-6
Figure 5-7
Figure 5-8
Figure 5-9
Figure 5-10
Figure 5-11
Figure 5-12
Figure 5-13
Figure 5-14
Figure 5-15
Figure 5-16
Figure 5-17
Figure 5-18
Figure 5-19
Figure 5-20
Figure 5-21
Figure 5-22
Figure 5-23
Figure 5-24
Figure 5-25
Port 2 Schematic Diagram..................................................................................... 84
Port 3 Schematic Diagram..................................................................................... 87
Port 4 Schematic Diagram (Pins P40, P42, P43, and P45) ..................................... 90
Port 4 Schematic Diagram (Pins P41, P44, P46, and P47) ..................................... 91
Port 5 Schematic Diagram (Pin P50)..................................................................... 94
Port 5 Schematic Diagram (Pin P51)..................................................................... 95
Port 5 Schematic Diagram (Pin P52)..................................................................... 96
Port 6 Schematic Diagram (Pins P60, P62, P63, P64, and P65).............................. 99
Port 6 Schematic Diagram (Pin P61)..................................................................... 100
Port 6 Schematic Diagram (Pin P66)..................................................................... 101
Port 6 Schematic Diagram (Pin P67)..................................................................... 102
Port 7 Schematic Diagram..................................................................................... 103
Port 8 Schematic Diagram (Pin P80)..................................................................... 108
Port 8 Schematic Diagram (Pin P81)..................................................................... 109
Port 8 Schematic Diagram (Pins P82 and P83)...................................................... 110
Port 8 Schematic Diagram (Pin P84)..................................................................... 111
Port 8 Schematic Diagram (Pin P85)..................................................................... 112
Port 8 Schematic Diagram (Pin P86)..................................................................... 113
Port 9 Schematic Diagram (Pin P90)..................................................................... 117
Port 9 Schematic Diagram (Pins P91 to P92) ........................................................ 118
Port 9 Schematic Diagram (Pins P93 and P94)...................................................... 119
Port 9 Schematic Diagram (Pin P95)..................................................................... 120
Port 9 Schematic Diagram (Pin P96)..................................................................... 121
Port 9 Schematic Diagram (Pin P97)..................................................................... 122
Figure 6-1 Block Diagram of 16-Bit Free-Running Timer..................................................... 124
Figure 6-2 Input Capture Buffering ........................................................................................ 128
Figure 6-3 Minimum Input Capture Pulse Width ................................................................... 128
Figure 6-4 (a) Write Access to FRC (When CPU Writes H'AA55) ............................................. 138
Figure 6-4 (b) Read Access to FRC (When FRC Contains H'AA55) .......................................... 139
Figure 6-5 Increment Timing for Internal Clock Source ........................................................ 140
Figure 6-6 Increment Timing for External Clock Source ....................................................... 140
Figure 6-7 Minimum External Clock Pulse Width ................................................................. 140
Figure 6-8 Setting of Output Compare Flags.......................................................................... 141
Figure 6-9 Clearing of Output Compare Flag......................................................................... 141
Figure 6-10 Timing of Output Compare A ............................................................................... 142
Figure 6-11 Clearing of FRC by Compare-Match A ................................................................ 142
Figure 6-12 Input Capture Timing (Usual Case) ...................................................................... 143
xii