English
Language : 

S912XEG128J2MAA Datasheet, PDF (824/1324 Pages) Freescale Semiconductor, Inc – Microcontrollers
Chapter 23 Voltage Regulator (S12VREGL3V3V1)
0x02F4
R
W
Reset
7
APIR15
6
APIR14
5
APIR13
4
APIR12
3
APIR11
2
APIR10
1
APIR9
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 23-6. Autonomous Periodical Interrupt Rate High Register (VREGAPIRH)
0
APIR8
0
0x02F5
R
W
Reset
7
APIR7
6
APIR6
5
APIR5
4
APIR4
3
APIR3
2
APIR2
1
APIR1
0
0
0
0
0
0
0
Figure 23-7. Autonomous Periodical Interrupt Rate Low Register (VREGAPIRL)
Table 23-8. VREGAPIRH / VREGAPIRL Field Descriptions
0
APIR0
0
Field
Description
15-0
Autonomous Periodical Interrupt Rate Bits — These bits define the timeout period of the API. See Table 23-
APIR[15:0] 9 for details of the effect of the autonomous periodical interrupt rate bits. Writable only if APIFE = 0 of
VREGAPICL register.
Table 23-9. Selectable Autonomous Periodical Interrupt Periods
APICLK
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
APIR[15:0]
0000
0001
0002
0003
0004
0005
.....
FFFD
FFFE
FFFF
0000
0001
0002
0003
0004
0005
.....
FFFD
FFFE
Selected Period
0.2 ms(1)
0.4 ms1
0.6 ms1
0.8 ms1
1.0 ms1
1.2 ms1
.....
13106.8 ms1
13107.0 ms1
13107.2 ms1
2 * bus clock period
4 * bus clock period
6 * bus clock period
8 * bus clock period
10 * bus clock period
12 * bus clock period
.....
131068 * bus clock period
131070 * bus clock period
MC9S12XE-Family Reference Manual Rev. 1.25
824
Freescale Semiconductor