English
Language : 

S912XEG128J2MAA Datasheet, PDF (162/1324 Pages) Freescale Semiconductor, Inc – Microcontrollers
Chapter 2 Port Integration Module (S12XEPIMV1)
2.3.81 Port AD1 Reduced Drive Register 0 (RDR0AD1)
Address 0x027C
Access: User read/write(1)
7
R
RDR0AD17
W
6
RDR0AD16
5
RDR0AD15
4
RDR0AD14
3
RDR0AD13
2
RDR0AD12
1
RDR0AD11
0
RDR0AD10
Reset
0
0
0
0
0
0
0
0
1. Read: Anytime.
Write: Anytime.
Figure 2-79. Port AD1 Reduced Drive Register 0 (RDR0AD1)
Table 2-77. RDR0AD1 Register Field Descriptions
Field
Description
7-0 Port AD1 reduced drive—Select reduced drive for Port AD1 outputs
RDR0AD1 This register configures the drive strength of Port AD1 output pins 15 through 8 as either full or reduced independent
of the function used on the pins. If a pin is used as input this bit has no effect.
1 Reduced drive selected (approx. 1/5 of the full drive strength).
0 Full drive strength enabled.
2.3.82 Port AD1 Reduced Drive Register 1 (RDR1AD1)
Address 0x027D
Access: User read/write(1)
7
R
RDR1AD17
W
6
RDR1AD16
5
RDR1AD15
4
RDR1AD14
3
RDR1AD13
2
RDR1AD12
1
RDR1AD11
0
RDR1AD10
Reset
0
0
0
0
0
0
0
0
1. Read: Anytime.
Write: Anytime.
Figure 2-80. Port AD1 Reduced Drive Register 1 (RDR1AD1)
Table 2-78. RDR1AD1 Register Field Descriptions
Field
Description
7-0 Port AD1 reduced drive—Select reduced drive for Port AD1 outputs
RDR1AD1 This register configures the drive strength of Port AD1 output pins 7 through 0 as either full or reduced independent
of the function used on the pins. If a pin is used as input this bit has no effect.
1 Reduced drive selected (approx. 1/5 of the full drive strength).
0 Full drive strength enabled.
MC9S12XE-Family Reference Manual Rev. 1.25
162
Freescale Semiconductor