S912XEG128J2MAA Datasheet, PDF (315/1324 Pages) Freescale Semiconductor, Inc – Microcontrollers

Chapter 8 S12X Debug (S12XDBGV3) Module
Table 8-16. CDCM Encoding
CDCM
Description
00
Match2 mapped to comparator C match....... Match3 mapped to comparator D match.
01
Match2 mapped to comparator C/D inside range....... Match3 disabled.
10
Match2 mapped to comparator C/D outside range....... Match3 disabled.
11
Reserved⁽¹⁾
1. Currently defaults to Match2 mapped to comparator C : Match3 mapped to comparator D
Table 8-17. ABCM Encoding
ABCM
Description
00
Match0 mapped to comparator A match....... Match1 mapped to comparator B match.
01
Match 0 mapped to comparator A/B inside range....... Match1 disabled.
10
Match 0 mapped to comparator A/B outside range....... Match1 disabled.
11
Reserved⁽¹⁾
1. Currently defaults to Match0 mapped to comparator A : Match1 mapped to comparator B
8.3.2.5 Debug Trace Buffer Register (DBGTBH:DBGTBL)
Address: 0x0024, 0x0025
15
14
13
12
11
10
9
R
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
W
POR X X X X X X X
Other
Resets
—
—
—
—
—
—
—
8
Bit 8
X
—
7
Bit 7
X
—
6
Bit 6
X
—
5
Bit 5
X
—
4
Bit 4
X
—
3
Bit 3
X
—
2
Bit 2
X
—
1
Bit 1
X
—
0
Bit 0
X
—
Figure 8-7. Debug Trace Buffer Register (DBGTB)
Read: Only when unlocked AND not secured AND not armed AND with a TSOURCE bit set.
Write: Aligned word writes when disarmed unlock the trace buffer for reading but do not affect trace buffer
contents.
Table 8-18. DBGTB Field Descriptions
Field
15–0
Bit[15:0]
Description
Trace Buffer Data Bits — The Trace Buffer Register is a window through which the 64-bit wide data lines of the
Trace Buffer may be read 16 bits at a time. Each valid read of DBGTB increments an internal trace buffer pointer
which points to the next address to be read. When the ARM bit is written to 1 the trace buffer is locked to prevent
reading. The trace buffer can only be unlocked for reading by writing to DBGTB with an aligned word write when
the module is disarmed. The DBGTB register can be read only as an aligned word, any byte reads or misaligned
access of these registers will return 0 and will not cause the trace buffer pointer to increment to the next trace
buffer address. The same is true for word reads while the debugger is armed. The POR state is undefined Other
resets do not affect the trace buffer contents. .
MC9S12XE-Family Reference Manual Rev. 1.25
Freescale Semiconductor
315