English
Language : 

S9S12XS256J0CAL Datasheet, PDF (281/738 Pages) Freescale Semiconductor, Inc – Microcontrollers
Analog-to-Digital Converter (ADC12B16CV1)
Table 10-7. ATDCTL2 Field Descriptions (continued)
Field
Description
4
ETRIGLE
3
ETRIGP
2
ETRIGE
1
ASCIE
0
ACMPIE
External Trigger Level/Edge Control — This bit controls the sensitivity of the external trigger signal. See
Table 10-8 for details.
External Trigger Polarity — This bit controls the polarity of the external trigger signal. See Table 10-8 for details.
External Trigger Mode Enable — This bit enables the external trigger on one of the AD channels or one of the
ETRIG3-0 inputs as described in Table 10-6. If external trigger source is one of the AD channels, the digital input
buffer of this channel is enabled. The external trigger allows to synchronize the start of conversion with external
events. External trigger will not work while converting in stop mode.
0 Disable external trigger
1 Enable external trigger
ATD Sequence Complete Interrupt Enable
0 ATD Sequence Complete interrupt requests are disabled.
1 ATD Sequence Complete interrupt will be requested whenever SCF=1 is set.
ATD Compare Interrupt Enable — If automatic compare is enabled for conversion n (CMPE[n]=1 in ATDCMPE
register) this bit enables the compare interrupt. If the CCF[n] flag is set (showing a successful compare for
conversion n), the compare interrupt is triggered.
0 ATD Compare interrupt requests are disabled.
1 For the conversions in a sequence for which automatic compare is enabled (CMPE[n]=1), ATD Compare
Interrupt will be requested whenever any of the respective CCF flags is set.
Table 10-8. External Trigger Configurations
ETRIGLE
0
0
1
1
ETRIGP
0
1
0
1
External Trigger Sensitivity
Falling edge
Rising edge
Low level
High level
10.3.2.4 ATD Control Register 3 (ATDCTL3)
Writes to this register will abort current conversion sequence.
Module Base + 0x0003
R
W
Reset
7
DJM
0
6
S8C
5
S4C
4
S2C
3
S1C
2
FIFO
0
1
0
0
0
= Unimplemented or Reserved
Figure 10-7. ATD Control Register 3 (ATDCTL3)
Read: Anytime
Write: Anytime
1
FRZ1
0
0
FRZ0
0
S12XS Family Reference Manual, Rev. 1.13
Freescale Semiconductor
281