|
S9S12XS256J0CAL Datasheet, PDF (21/738 Pages) Freescale Semiconductor, Inc – Microcontrollers | |||
|
◁ |
Device Overview S12XS Family
â 16 data bits plus 6 syndrome ECC (Error Correction Code) bits allow single bit failure
correction and double fault detection
â Erase sector size 256 bytes
â Automated program and erase algorithm
â 4, 8 and 12 Kbyte RAM
⢠16-channel, 12-bit Analog-to-Digital converter
â 8/10/12 Bit resolution
â 3µs, 10-bit single conversion time
â Left or right justiï¬ed result data
â External and internal conversion trigger capability
â Internal oscillator for conversion in Stop modes
â Wake from low power modes on analog comparison > or <= match
â Continuous conversion mode
â Multiplexer for 16 analog input channels
â Multiple channel scans
â Pins can also be used as digital I/O
⢠MSCAN (1 M bit per second, CAN 2.0 A, B software compatible module)
â 1 Mbit per second, CAN 2.0 A, B software compatible module
â Standard and extended data frames
â 0 - 8 bytes data length
â Programmable bit rate up to 1 Mbps
â Five receive buffers with FIFO storage scheme
â Three transmit buffers with internal prioritization
â Flexible identiï¬er acceptance ï¬lter programmable as:
â 2 x 32-bit
â 4 x 16-bit
â 8 x 8-bit
â Wake-up with integrated low pass ï¬lter option
â Loop back for self test
â Listen-only mode to monitor CAN bus
â Bus-off recovery by software intervention or automatically
â 16-bit time stamp of transmitted/received messages
⢠TIM (standard timer module)
â 8 x 16-bit channels for input capture or output compare
â 16-bit free-running counter with 8-bit precision prescaler
â 1 x 16-bit pulse accumulator
⢠PIT (periodic interrupt timer)
â Up to four timers with independent time-out periods
â Time-out periods selectable between 1 and 224 bus clock cycles
S12XS Family Reference Manual, Rev. 1.13
Freescale Semiconductor
21
|
▷ |