MC68HC708MP16 Datasheet, PDF (194/398 Pages) Freescale Semiconductor, Inc – Microcontrollers

Monitor ROM (MON)
10.4.1 Entering Monitor Mode
Table 10-1 shows the pin conditions for entering monitor mode.
Table 10-1. Mode Selection
Mode
CGMOUT
Bus
Frequency
V_DD + V_HI 1 0 1 1 Monitor
C-----G----M-----X-----C----L---K--- _or C-----G----M-----V-----C----L---K---
2
2
V_DD + V_HI 1 0 1 0 Monitor
CGMXCLK
C-----G----M------O----U----T---
2
C-----G----M------O----U----T---
2
Enter monitor mode by either:
• Executing a software interrupt instruction (SWI) or
• Applying a logic 0 and then a logic 1 to the RST pin.
The MCU sends a break signal (10 consecutive logic 0s) to the host
computer, indicating that it is ready to receive a command. The break
signal also provides a timing reference to allow the host to determine the
necessary baud rate.
Monitor mode uses alternate vectors for reset, SWI, and break interrupt.
The alternate vectors are in the $FE page instead of the $FF page and
allow code execution from the internal monitor firmware instead of user
code. The COP module is disabled in monitor mode as long as
V_DD + V_HI is applied to either the IRQ1/V_PP pin or the RST pin. (See
Section 7. System Integration Module (SIM) for more information on
modes of operation.)
NOTE:
Holding the PTC2 pin low when entering monitor mode causes a bypass
of a divide-by-two stage at the oscillator. The CGMOUT frequency is
equal to the CGMXCLK frequency, and the OSC1 input directly
generates internal bus clocks. In this case, the OSC1 signal must have
a 50% duty cycle at maximum bus frequency.
Technical Data
194
Monitor ROM (MON)
MC68HC708MP16 — Rev. 3.1
Freescale Semiconductor