XRT79L71_1 Datasheet, PDF (264/434 Pages) Exar Corporation – 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC -

XRT79L71
1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION
REV. 1.0.0
BIT NUMBER
NAME
7-0
Receive ATM Cell
Count[15:8]
TYPE
RUR
DESCRIPTION
Receive ATM Cell Count [15:8]:
These RESET-upon-READ bit-fields, along with that within the
Receive ATM Cell Processor Block - Receive ATM Cell Count
Registers - Bytes 3, 2 and 0 contain the 32-bit expression for the
number of cells that has been received by the Receive FIFO
(e.g., where it can be read out via the Receive UTOPIA Interface
Block) since the last read of these registers.
NOTES:
1. The contents within these register bytes do not include
Idle Cells, and Cells that have been discarded due to
uncorrectable HEC byte errors, or those cells that have
been discarded via the User Cell Filter.
2. If the number of Received ATM Cells reaches the value
"0xFFFFFFFF" then these registers will saturate to and
remain at this value (e.g., it will not overflow to
"0x00000000").
Receive ATM Cell Processor Block - Receive ATM Cell Count Register - Byte 0 (Address = 0x172B)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive ATM Cell Count[7:0]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
BIT NUMBER
NAME
7-0
Receive ATM Cell
Count[7:0]
TYPE
RUR
DESCRIPTION
Receive ATM Cell Count [7:0]:
These RESET-upon-READ bit-fields, along with that within the
Receive ATM Cell Processor Block - Receive ATM Cell Count
Registers - Bytes 3 through 1 contain the 32-bit expression for
the number of cells that has been received by the Receive FIFO
(e.g., where it can be read out via the Receive UTOPIA Interface
Block) since the last read of these registers.
This particular register bytes contains the LSB (Least Significant
Byte) of this 32-bit value for the number of Received ATM cells.
NOTES:
1. The contents within these register bytes do not include
Cells that have been discarded due to uncorrectable
HEC byte errors, or those cells that have been
discarded via the User Cell Filter.
2. If the number of Received ATM Cells reaches the value
"0xFFFFFFFF" then these registers will saturate to and
remain at this value (e.g., it will not overflow to
"0x00000000").
255