English
Language : 

XRT79L71_1 Datasheet, PDF (102/434 Pages) Exar Corporation – 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC -
XRT79L71
1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION
REV. 1.0.0
BIT NUMBER
NAME
1
Change in LOS Defect
Condition Interrupt
Enable
0
Change in AIS Defect
Condition Interrupt
Enable
TYPE
R/W
R/W
DESCRIPTION
Change in LOS Defect Condition Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or
disable the Change in LOS (Loss of Signal) Defect Condition
Interrupt, within the XRT79L71. If the user enables this interrupt,
then the Receive E3 Framer block will generate an interrupt in
response to either of the following conditions.
• The instant that the Receive E3 Framer block declares the
LOS defect condition.
• The instant that the Receive E3 Framer block clears the LOS
defect condition.
The Change in LOS Defect Condition Interrupt can be enabled
or disabled, as described below.
0 - Disables the Change in LOS Defect Condition Interrupt.
1 - Enables the Change in LOS Defect Condition Interrupt.
Change in AIS Defect Condition Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or
disable the Change in AIS (Alarm Indication Signal) Defect Con-
dition Interrupt, within the XRT79L71. If the user enables this
interrupt, then the Receive E3 Framer block will generate an
interrupt in response to either of the following conditions.
• The instant that the Receive E3 Framer block declares the AIS
defect condition.
• The instant that the Receive E3 Framer block clears the AIS
defect condition.
The Change in AIS Defect Condition Interrupt can be enabled or
disabled, as described below.
0 - Disables the Change in AIS Defect Condition Interrupt.
1 - Enables the Change in AIS Defect Condition Interrupt.
Receive E3 Interrupt Enable Register # 2 - G.751 (Address = 0x1113)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
Unused
Change in
FERF/RDI
Defect
Condition
Interrupt
Enable
Detection of
BIP-4 Error
Interrupt
Enable
Detection of
FAS Bit Error
Interrupt
Enable
R/O
R/O
R/O
R/O
R/W
R/W
R/W
0
0
0
0
0
0
0
BIT 0
Reserved
R/O
0
BIT NUMBER
NAME
7-4
Unused
TYPE
R/O
DESCRIPTION
Please set to "0" (the default value) for normal operation
93