English
Language : 

XRT79L71_1 Datasheet, PDF (138/434 Pages) Exar Corporation – 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC -
XRT79L71
1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION
REV. 1.0.0
BIT NUMBER
NAME
1
TxFEAC Go
0
TxFEAC Busy
TYPE
R/W
R/O
DESCRIPTION
Transmit FEAC Message Command:
A "0" to "1" transition, within this bit-field configures the Transmit
FEAC Controller block to begin its transmission of the FEAC
Message (which consists of the FEAC code, as specified within
the TxDS3 FEAC Register).
NOTES:
1. The user is advised to perform a write operation that
resets this bit-field back to "0", following execution of
the command to transmit a FEAC Message.
2. This bit-field is only active if Bit 2 (TxFEAC Enable)
within this register is set to "1".
Transmit FEAC Controller BUSY Indicator:
This READ-ONLY bit-field indicates whether or not the Transmit
FEAC Controller block is currently busy transmitting a FEAC
Message to the remote terminal, as described below.
0 - Indicates that the Transmit FEAC Controller block is NOT
busy.
1 - Indicates that the Transmit FEAC Controller block is currently
transmitting the FEAC Message to the remote terminal.
NOTE: This bit-field is only active if Bit 2 (TxFEAC Enable) within
this register is set to "1".
Transmit DS3 FEAC Register (Address = 0x1132)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
Unused
TxFEACCode[5:0]
R/O
R/W
R/W
R/W
R/W
0
1
1
1
1
BIT 2
R/W
1
BIT 1
R/W
1
BIT 0
Unused
R/O
0
BIT NUMBER
NAME
7
Unused
6-1
TxFEACCode[5:0]
0
Unused
TYPE
R/O
R/W
R/O
DESCRIPTION
Transmit FEAC Code Word[5:0]:
These six (6) READ/WRITE bit-fields permit the user to specify
the FEAC Code word that the Transmit FEAC Controller block
should transmit to the remote terminal equipment.
Once the user enables the Transmit FEAC Controller block and
commands it to begin its transmission, the Transmit FEAC Con-
troller block will then (1) encapsulate this six-bit code word into a
16-bit structure, (2) proceed to transmit this 16-bit structure 10
times, repeatedly, and then halt.
NOTE: These bit-fields are ignored if the user does not enable
and use the Transmit FEAC Controller block.
129