TDA3MV Datasheet, PDF (91/256 Pages) Texas Instruments – TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0

www.ti.com
TDA3MV, TDA3MA
TDA3LX, TDA3LA
SPRS964C – JUNE 2016 – REVISED JULY 2017
(1) VDDS in this table stands for corresponding power supply (i.e. vdds_ddr1 or vdds_ddr2). For more information on the power supply
name and the corresponding ball, see POWER column.
5.7.2 Dual Voltage LVCMOS I2C DC Electrical Characteristics
Table 5-11 summarizes the DC electrical characteristics for Dual Voltage LVCMOS I2C Buffers.
NOTE
For more information on the I/O cell configurations, see the Control Module section of the
Device TRM.
Table 5-11. Dual Voltage LVCMOS I2C DC Electrical Characteristics
PARAMETER
Signal Names in MUXMODE 0: i2c2_scl; i2c1_scl; i2c1_sda; i2c2_sda;
Balls ABF: L3, L4, L6, L5;
I²C Standard Mode – 1.8 V
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_hys Hysteresis
I_I
Input current at each I/O pin with an input voltage between 0.1*VDDS to
0.9*VDDS
I_OZ
I_OZ(I_PAD Current) at each IO pin. PAD is swept from 0 to VDDS and the
Max(I(PAD)) is measured and is reported as I_OZ
C_I
Input capacitance
V_OL3 Output low-level threshold open-drain at 3-mA sink current
I_OLmin Low-level output current @V_OL=0.2*VDDS
t_OF
Output fall time from V_IHmin to V_ILmax with a bus capacitance CB from 5 pF
to 400 pF
I²C Fast Mode – 1.8 V
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_hys Hysteresis
I_I
Input current at each I/O pin with an input voltage between 0.1*VDDS to
0.9*VDDS
I_OZ
I_OZ(I_PAD Current) at each IO pin. PAD is swept from 0 to VDDS and the
Max(I(PAD)) is measured and is reported as I_OZ
C_I
Input capacitance
V_OL3 Output low-level threshold open-drain at 3-mA sink current
I_OLmin Low-level output current @V_OL=0.2*VDDS
t_OF
Output fall time from V_IHmin to V_ILmax with a bus capacitance CB from 10 pF
to 400 pF
I²C Standard Mode – 3.3 V
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_hys Hysteresis
I_I
I_OZ
C_I
V_OL3
I_OLmin
Input current at each I/O pin with an input voltage between 0.1*VDDS to
0.9*VDDS
I_OZ(I_PAD Current) at each IO pin. PAD is swept from 0 to VDDS and the
Max(I(PAD)) is measured and is reported as I_OZ
Input capacitance
Output low-level threshold open-drain at 3-mA sink current
Low-level output current @V_OL=0.4V
MIN
0.7*VDDS
0.1*VDDS
3
0.7*VDDS
0.1*VDDS
3
20+0.1*Cb
0.7*VDDS
0.05*VDD
S
31
31
3
NOM
MAX
0.3*VDDS
12
12
10
0.2*VDDS
250
0.3*VDDS
12
12
10
0.2*VDDS
250
0.3*VDDS
80
80
10
0.4
UNIT
V
V
V
µA
µA
pF
V
mA
ns
V
V
V
µA
µA
pF
V
mA
ns
V
V
V
µA
µA
pF
V
mA
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3LX TDA3LA
Specifications
91