TDA3MV Datasheet, PDF (138/256 Pages) Texas Instruments – TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0

TDA3MV, TDA3MA
TDA3LX, TDA3LA
SPRS964C – JUNE 2016 – REVISED JULY 2017
www.ti.com
GPMC_FCLK
GNF12
gpmc_csi
gpmc_ben0
GNF10
GNF15
gpmc_advn_ale
gpmc_oen_ren
gpmc_ad[15:0]
GNF13
GNF14
DATA
gpmc_waitj
GPMC_15
Figure 7-18. GPMC / NAND Flash - Data Read Cycle Timing^(1)(2)(3)
(1) GNF12 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional
clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional
clock edge. GNF12 value must be stored inside AccessTime register bits field.
(2) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
(3) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
GPMC_FCLK
gpmc_csi
GNF1
GNF6
gpmc_ben0
gpmc_advn_ale
gpmc_oen_ren
gpmc_wen
gpmc_ad[15:0]
GNF9
GNF0
GNF3
DATA
GNF4
Figure 7-19. GPMC / NAND Flash - Data Write Cycle Timing⁽¹⁾
(1) In gpmc_csi, i = 0 to 7.
GPMC_16
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented Table 4-3 and described in Device TRM, Control
Module section.
7.9 General-Purpose Timers
138 Timing Requirements and Switching Characteristics
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3LX TDA3LA