TDA3MV Datasheet, PDF (156/256 Pages) Texas Instruments – TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0

TDA3MV, TDA3MA
TDA3LX, TDA3LA
SPRS964C – JUNE 2016 – REVISED JULY 2017
www.ti.com
Table 7-27. Timing Requirements for McASP2 ⁽¹⁾
NO. PARAMETER DESCRIPTION
1
t_c(AHCLKX)
2
t_w(AHCLKX)
Cycle time, AHCLKX
Pulse duration, AHCLKX high or low
MODE
MIN
20
0.35P
(2)
3
t_c(ACLKRX)
Cycle time, ACLKR/X
4
t_w(ACLKRX)
Pulse duration, ACLKR/X high or low
Any Other Conditions
20
IOSET1 only,
ACLKX/AFSX (In Sync
Mode), ACLKR/AFSR (In
Async Mode), and AXR
are all inputs
15.258
Any Other Conditions 0.5R - 3
(3)
5 t _{su(AFSRX-ACLK)} Setup time, AFSR/X input valid before ACLKR/X
6 t _{h(ACLK-AFSRX)} Hold time, AFSR/X input valid after ACLKR/X
7
t _su(AXR-ACLK)
Setup time, AXR input valid before ACLKR/X
8
t _h(ACLK-AXR)
Hold time, AXR input valid after ACLKR/X
(1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
(2) P = AHCLKX period in ns.
(3) R = ACLKR/X period in ns.
IOSET1 only,
ACLKX/AFSX (In Sync
Mode), ACLKR/AFSR (In
Async Mode), and AXR
are all inputs
ACLKR/X int
IOSET1 (vout1_*):
ACLKR/X ext in
IOSET1 (vout1_*):
ACLKR/X ext out
IOSET2 (gpmc_*):
ACLKR/X ext in
IOSET2 (gpmc_*):
ACLKR/X ext out
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
ACLKR/X int
IOSET1 (vout1_*):
ACLKR/X ext in
IOSET1 (vout1_*):
ACLKR/X ext out
IOSET2 (gpmc_*):
ACLKR/X ext in
IOSET2 (gpmc_*):
ACLKR/X ext out
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
0.38R
(3)
18.5
4
3
0.5
0.4
18.5
12
3
0.5
0.4
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 7-28. Timing Requirements for McASP3 ⁽¹⁾
NO. PARAMETER DESCRIPTION
1
t_c(AHCLKX)
2
t_w(AHCLKX)
3
t_c(ACLKRX)
4
t_w(ACLKRX)
Cycle time, AHCLKX
Pulse duration, AHCLKX high or low
Cycle time, ACLKR/X
Pulse duration, ACLKR/X high or low
MODE
MIN
20
0.35P
20
0.5R - 3
MAX
UNIT
ns
ns
ns
ns
156 Timing Requirements and Switching Characteristics
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3LX TDA3LA