TDA3MV Datasheet, PDF (134/256 Pages) Texas Instruments – TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0

TDA3MV, TDA3MA
TDA3LX, TDA3LA
SPRS964C – JUNE 2016 – REVISED JULY 2017
www.ti.com
GPMC_FCLK
gpmc_clk
gpmc_csi
gpmc_a27
gpmc_a[10:1]
gpmc_ben0
gpmc_ben1
gpmc_advn_ale
gpmc_oen_ren
gpmc_ad[15:0]
DIR
FA9
FA10
FA10
FA3
FA12
FA13
FA29
Address (LSB)
FA14
OUT
FA1
FA5
Address (MSB)
FA0
Valid
FA0
Valid
FA4
FA37
FA15
IN
Data IN
Data IN
OUT
gpmc_waitj
GPMC_11
Figure 7-14. GPMC / Multiplexed NOR Flash - Asynchronous Read - Single Word Timing^(1)(2)(3)
(1) In “gpmc_csi”, i = 0 to 7. In “gpmc_waitj”, j = 0 to 1
(2) FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock
cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock
edge. FA5 value should be stored inside AccessTime register bits field.
(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally
(4) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
134 Timing Requirements and Switching Characteristics
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3LX TDA3LA