TDA3MV Datasheet, PDF (16/256 Pages) Texas Instruments – TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0

TDA3MV, TDA3MA
TDA3LX, TDA3LA
SPRS964C – JUNE 2016 – REVISED JULY 2017
www.ti.com
BALL NUMBER [1]
BALL NAME [2]
AA20
W1
T21
AB5
Y20
W2
T22
Y11
AA12
AA11
Y9
AA13
AB11
AA9
AB9
P2
H1
ddr1_dqs1
ddr1_dqs2
ddr1_dqs3
ddr1_dqsn0
ddr1_dqsn1
ddr1_dqsn2
ddr1_dqsn3
ddr1_ecc_d0
ddr1_ecc_d1
ddr1_ecc_d2
ddr1_ecc_d3
ddr1_ecc_d4
ddr1_ecc_d5
ddr1_ecc_d6
ddr1_ecc_d7
ddr1_odt0
emu0
H2
emu1
E8
gpmc_ad0
Table 4-2. Ball Characteristics⁽¹⁾ (continued)
SIGNAL NAME [3]
ddr1_dqs1
ddr1_dqs2
ddr1_dqs3
ddr1_dqsn0
ddr1_dqsn1
ddr1_dqsn2
ddr1_dqsn3
ddr1_ecc_d0
ddr1_ecc_d1
ddr1_ecc_d2
ddr1_ecc_d3
ddr1_ecc_d4
ddr1_ecc_d5
ddr1_ecc_d6
ddr1_ecc_d7
ddr1_odt0
emu0
gpio4_28
Driver off
emu1
gpio4_29
Driver off
gpmc_ad0
rgmii1_rxd2
gpio1_14
sysboot0
MA/LX/LA MUXMODE
[4]
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
RESET
REL.
STATE [8]
BALL
RESET
I/O
REL. VOLTAGE
MUXMODE VALUE [10]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr3 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr3 NA
LVCMOS PUx/PDy
DDR
0
IO
PU
PU
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PU
PU
0
1.35/1.5/1.8 vdds_ddr3 NA
LVCMOS PUx/PDy
DDR
0
IO
PU
PU
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PU
PU
0
1.35/1.5/1.8 vdds_ddr3 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
IO
PD
PD
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
DDR
0
O
PD
drive 0
0
1.35/1.5/1.8 vdds_ddr1 NA
LVCMOS PUx/PDy
(OFF)
DDR
0
IO
PU
PU
0
14
IO
15
I
1.8/3.3
vddshv1 Yes
Dual
Voltage
LVCMOS
PU/PD
0
IO
PU
PU
0
14
IO
15
I
1.8/3.3
vddshv1 Yes
Dual
Voltage
LVCMOS
PU/PD
0
IO
OFF
OFF
15
1.8/3.3
vddshv2 Yes
Dual
PU/PD
0
1
I
Voltage
LVCMOS
0
14
IO
15
I
16
Terminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3LX TDA3LA
Copyright © 2016–2017, Texas Instruments Incorporated