English
Language : 

TDA3MV Datasheet, PDF (109/256 Pages) Texas Instruments – TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0
www.ti.com
TDA3MV, TDA3MA
TDA3LX, TDA3LA
SPRS964C – JUNE 2016 – REVISED JULY 2017
Table 6-11. DPLL Characteristics
NAME
finput
finternal
fCLKINPHIF
fCLKINPULOW
fCLKOUT
fCLKOUTx2
fCLKOUTHIF
fCLKDCOLDO
tlock
plock
trelock-L
prelock-L
trelock-F
prelock-F
DESCRIPTION
CLKINP input frequency
Internal reference frequency
CLKINPHIF input frequency
MIN
0.032
0.15
10
CLKINPULOW input frequency 0.001
CLKOUT output frequency
20(1)
CLKOUTx2 output frequency
40(1)
20(3)
CLKOUTHIF output frequency
40(3)
DCOCLKLDO output
frequency
40
Frequency lock time
Phase lock time
Relock time—Frequency lock(5)
(LP relock time from bypass)
Relock time—Phase lock(5) (LP
relock time from bypass)
Relock time—Frequency lock(5)
(fast relock time from bypass)
Relock time—Phase lock(5)
(fast relock time from bypass)
TYP
MAX
52
52
1400
600
1400(2)
2200(2)
1400(4)
2200(4)
2800
6 + 350 ×
REFCLK
6 + 500 ×
REFCLK
6 + 70 ×
REFCLK
6 + 120 ×
REFCLK
3.55 + 70 ×
REFCLK
3.55 + 120 ×
REFCLK
UNIT
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
µs
COMMENTS
FINP
REFCLK
FINPHIF
Bypass mode: fCLKOUT =
fCLKINPULOW / (M1 + 1) if
ulowclken = 1(6)
[M / (N + 1)] × FINP × [1 / M2]
(in locked condition)
2 × [M / (N + 1)] × FINP × [1 /
M2] (in locked condition)
FINPHIF / M3 if clkinphifsel = 1
2 × [M / (N + 1)] × FINP × [1 /
M3] if clkinphifsel = 0
2 × [M / (N + 1)] × FINP (in
locked condition)
µs
µs
DPLL in LP relock time:
lowcurrstdby = 1
µs
DPLL in LP relock time:
lowcurrstdby = 1
µs
DPLL in fast relock time:
lowcurrstdby = 0
µs
DPLL in fast relock time:
lowcurrstdby = 0
(1) The minimum frequencies on CLKOUT and CLKOUTX2 are assuming M2 = 1.
For M2 > 1, the minimum frequency on these clocks will further scale down by factor of M2.
(2) The maximum frequencies on CLKOUT and CLKOUTX2 are assuming M2 = 1.
(3) The minimum frequency on CLKOUTHIF is assuming M3 = 1. For M3 > 1, the minimum frequency on this clock will further scale down
by factor of M3.
(4) The maximum frequency on CLKOUTHIF is assuming M3 = 1.
(5) Relock time assumes typical operating conditions, 10°C maximum temperature drift.
(6) Bypass mode: fCLKOUT = FINP if ulowclken = 0. For more information, see the Device TRM.
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3LX TDA3LA
Clock Specifications 109