English
Language : 

XC164-16 Datasheet, PDF (177/417 Pages) Infineon Technologies AG – 16-Bit Single-Chip Microcontroller with C166SV2 Core Volume 2 (of 2): Peripheral Units
XC164-16 Derivatives
Peripheral Units (Vol. 2 of 2)
Capture/Compare Unit 6 (CAPCOM6)
fT13
T13 Count
Period Zero
Match Match
Period
Value
Zero
CC63
Value n+1
Value n+2
Shadow Transfer
MCT05528
Figure 18-24 T13 Operation
T13 Shadow Transfer Signal, T13_ST
A special shadow transfer signal (T13_ST) can be generated to facilitate updating the
period and compare values synchronously to the operation of T13. The generation of this
signal is requested by software via bit STE13 (set by writing 1 to the write-only bit
T13STR, cleared by writing 1 to the write-only bit T13STD).
If requested (STE13 = 1), signal T13_ST is generated when:
• the counter is reset to 0000H after the Period-Match, or
• timer T13 is not running (T13R = 0)
With signal T13_ST, a new period value is loaded from the shadow register into the
actual period register T13PR, and a new compare value is transferred from its shadow
register into the actual compare register (see Section 18.1.2).
T13 Start/Stop and Reset Control
Timer T13 is started through software by setting the write-only bit T13RS. This operation
sets the timer run bit T13R, and the timer starts counting. To stop the timer, the write-
only bit T13RR needs to be set to 1. The run bit T13R is cleared to 0, and the timer stops
counting.
The run bit can also be cleared by hardware in Single Shot mode. In addition, T13 can
be started by events generated by the T12 Block, which set the run bit T13R. Please see
the next sections for details on these modes.
Software can clear timer T13 by writing 1 to the write-only bit T13RES. This operation
only sets the timer contents to 0000H. No further actions will take place, for example, the
timer run bit is not cleared.
User’s Manual
CAPCOM6_X, V2.0
18-33
V2.1, 2004-03