|
EP1SGX10DF672C6 Datasheet, PDF (54/272 Pages) Altera Corporation – Section I. Stratix GX Device Family Data Sheet | |||
|
◁ |
Introduction
The logic array sends parallel data to the SERDES transmitter circuit
when the TXLOADEN signal is asserted. This signal is generated by the
high-speed counter circuitry of the logic array low-frequency clockâs
rising edge. The data is then transferred from the parallel register into the
serial shift register by the TXLOADEN signal on the third rising edge of the
high-frequency clock.
Figure 3â3 shows the block diagram of a single SERDES transmitter
channel and Figure 3â4 shows the timing relationship between the data
and clocks in Stratix GX devices in Ã10 mode. W is the low-frequency
multiplier and J is the data parallelization division factor.
Figure 3â3. Stratix GX High-Speed Interface Serialized in Ã10 Mode
Stratix GX
Logic Array
Transmitter Circuit
PD9
PD8
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
Parallel
Register
PD9
PD8
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
Serial
Register
TXOUT+
TXOUTâ
ÃW
Fast
PLL
TXLOADEN
Figure 3â4. Transmitter Timing Diagram
Internal Ã1 clock
Internal Ã10 clock
TXLOADEN
Receiver
data input
nâ1 nâ0 9
8
7
6
5
4
3
2
1
0
3â4
Stratix GX Device Handbook, Volume 1
Altera Corporation
August 2005
|
▷ |