English
Language : 

EP1SGX10DF672C6 Datasheet, PDF (212/272 Pages) Altera Corporation – Section I. Stratix GX Device Family Data Sheet
Operating Conditions
Table 6–7. Stratix GX Transceiver Block AC Specification (Part 7 of 7)
Symbol /
Description
Conditions
-5 Commercial
Speed Grade (1)
-6 Commercial &
Industrial Speed
Grade
(1)
-7 Commercial &
Industrial Speed
Grade
Unit
(1)
Output return 100 MHz to
loss
2.5 GHz
Min Typ Max Min Typ Max Min Typ Max
–10
–10
–10
dB
Notes to Table 6–7:
(1) All numbers for the -6 and -7 speed grades are for both commercial and industrial unless specified otherwise in the
Conditions column. Speed grade -5 is available only for commercial specifications.
(2) Not all VID and equalizer values will get the same results. The condition for the specification was that the VID before
jitter was added is 1,000 mV and the equalizer was set to the maximum condition of 111 (equalizer control setting
= 4 in the MegaWizard Plug-In Manager).
(3) Number of parallel clocks.
(4) Receive latency delay from serial receiver indata to parallel receiver data.
(5) Per IEEE Standard 802.3ae @ 3.125 for –5 and –6.
(6) The specification is for channel aligner tolerance.
(7) UI = Unit Interval.
(8) Run-length conditions are true for all data rates, but the average transition density must be enough to keep the
receiver phase aligned and the overall data must be DC balanced.
(9) Not all combinations of VOD and pre-emphasis will get the same results.
(10) The numbers are for 3.125-Gbps data rate for –5 and –6 devices and 2.5 Gbps for –7 devices.
(11) Transmitter latency delay from parallel transceiver data to serial transceiver out data.
(12) The receiver operates with a BER of better than 10-12 in the presence of an input signal as defined in the XAUI driver
template for 3.125 Gbps and in the PCI Exp transmitter eye mask for 2.5 Gbps.
Table 6–8. LVTTL Specifications
Symbol
VCCIO
VI H
VIL
VOH
VOL
Parameter
Output supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –4 to –24 mA (1)
IOL = 4 to 24 mA (1)
Minimum
3.0
1.7
–0.5
2.4
Maximum
3.6
4.1
0.7
0.45
Units
V
V
V
V
V
Table 6–9. LVCMOS Specifications
Symbol
VCCIO
VIH
VIL
Parameter
Output supply voltage
High-level input voltage
Low-level input voltage
Conditions
Minimum
3.0
1.7
–0.5
Maximum
3.6
4.1
0.7
Units
V
V
V
6–10
Stratix GX Device Handbook, Volume 1
Altera Corporation
June 2006