English
Language : 

PD17012_15 Datasheet, PDF (37/320 Pages) Renesas Technology Corp – 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DIGITAL TUNING SYSTEM HARDWARE
µPD17012, 17P012
4.2 Configuration and Function of Data Memory
Figure 4-2 shows the configuration of the data memory.
As shown in the figure, the data memory consists of banks.
Each bank consists of 128 nibbles with 7H row addresses and 0FH column addresses.
The data memory can be divided by classification of function into the blocks explained in 4.2.1 through 4.2.6
below.
The contents of the data memory can be operated, compared, judged, and transferred in 4-bit units by using
a data memory manipulation instruction.
Table 4-1 lists the available data memory manipulation instructions.
4.2.1 System register (SYSREG)
The system register is allocated to addresses 74H to 7FH.
Because the system register is allocated to every bank, the identical system register exists at addresses 74H
to 7FH of any bank.
For details, refer to 5. SYSTEM REGISTER (SYSREG).
4.2.2 Data buffer (DBF)
The data buffer is allocated to addresses 0CH to 0FH of BANK0.
For details, refer to 9. DATA BUFFER (DBF).
4.2.3 LCD segment register
The LCD segment register is allocated to addresses 5CH to 6FH of BANK2.
For details, refer to 19. LCD CONTROLLER/DRIVER.
4.2.4 Port registers
The port registers are allocated to addresses 70H to 73H of each bank.
For details, refer to 10. GENERAL-PURPOSE PORTS.
4.2.5 General-purpose data memory
The general-purpose data memory is allocated to the addresses of the data memory excluding those of the
system register, LCD segment register, and port registers.
The general-purpose data memory of the µPD17012 consists of a total of 316 nibbles (316 × 4 bits): 112
nibbles for each of BANK0 and BANK1, and 92 nibbles for BANK2.
4.2.6 Unallocated data memory
Data memory areas to which nothing is actually allocated exist in part of the port registers.
For details of these data memory areas, refer to 4.4.2 Notes on unallocated data memory and 10.
GENERAL-PURPOSE PORTS.
Data Sheet U10101EJ4V0DS
35