English
Language : 

M16C62P_06 Datasheet, PDF (162/421 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
M16C/62P Group (M16C/62P, M16C/62PT)
15. Timers
Timer Ai Mode Register (i=0 to 4)
(when not using two-phase pulse signal processing)
b7 b6 b5 b4 b3 b2 b1 b0
0
01
Symbol
Address
After Reset
TA0MR to TA4MR
0396h to 039Ah
00h
Bit Symbol
Bit Name
Function
RW
TMOD0 Operation Mode Select Bit
b1 b0
RW
TMOD1
0 1 : Event counter mode (1)
RW
Pulse Output Function Select Bit 0 : Pulse is not output
(TAiOUT pin functions as I/O port)
MR0
1 : Pulse is output (2)
RW
(TAiOUT pin functions as pulse output pin)
Count Polarity Select Bit (3)
0 : Counts falling edge of external signal
MR1
1 : Counts rising edge of external signal
RW
Up/Dow n Sw itching Factor
0 : UDF register
MR2 Select Bit
1 : Input signal to TAiOUT pin (4)
RW
MR3 Set to “0” in event counter mode
RW
Count Operation Type Select Bit 0 : Reload type
TCK0
1 : Free-run type
RW
TCK1 Can be “0” or “1” w hen not using tw o-phase pulse signal processing
RW
NOTES :
1. During event counter mode, the count source can be selected using the ONSF and TRGSR registers.
2. TA0OUT pin is N-channel open drain output.
3. Effective w hen the TAiTGH and TAiTGL bits in the ONSF or TRGSR register are “00b” (TAiIN pin input).
4. Count dow n w hen input on TAiOUT pin is low or count up w hen input on that pin is high. The port direction bit for
TAiOUT pin is set to “0” (= input mode).
Figure 15.9 TAiMR Register in Event Counter Mode (when not using two-phase pulse signal
processing)
Rev.2.41 Jan 10, 2006 Page 147 of 390
REJ09B0185-0241