M16C62P_06 Datasheet, PDF (124/421 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

M16C/62P Group (M16C/62P, M16C/62PT)
12. Interrupt
12.4 Interrupts and Interrupt Vector
One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt
vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt
vector. Figure 12.2 shows the Interrupt Vector.
MSB
LSB
Vector address (L)
Low-order address
Vector address (H)
Middle-order address
0000
High-order
address
0000
0000
Figure 12.2 Interrupt Vector
12.4.1 Fixed Vector Tables
The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 12.1 lists the Fixed
Vector Tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used
by the ID code check function. For details, refer to the 22.2 Functions To Prevent Flash Memory from
Rewriting.
Table 12.1 Fixed Vector Tables
Interrupt Source
Undefined Instruction (UND instruction)
Overflow (INTO instruction)
BRK Instruction ⁽²⁾
Address Match
Single Step ⁽¹⁾
Watchdog Timer,
Oscillation Stop and Re-Oscillation
Detection,
Low Voltage Detection
DBC ⁽¹⁾
NMI
Reset
Vector Table Addresses
Address (L) to Address (H)
FFFDCh to FFFDFh
FFFE0h to FFFE3h
FFFE4h to FFFE7h
FFFE8h to FFFEBh
FFFECh to FFFEFh
FFFF0h to FFFF3h
Reference
M16C/60, M16C/20 Series
software manual
12.9 Address Match Interrupt
13. Watchdog Timer
10. Clock Generation Circuit
6. Voltage Detection Circuit
FFFF4h to FFFF7h
FFFF8h to FFFFBh
FFFFCh to FFFFFh
12.7 NMI interrupt
5. Reset
NOTES:
1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
2. If the contents of address FFFE7h is FFh, program execution starts from the address shown by the
vector in the relocatable vector table.
Rev.2.41 Jan 10, 2006 Page 109 of 390
REJ09B0185-0241