M16C62P_06 Datasheet, PDF (115/421 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

M16C/62P Group (M16C/62P, M16C/62PT)
10. Clock Generation Circuit
Main clock oscillation
PLL operation mode
CPU clock : f(PLL)
CM07=0
CM06=0
CM17=0
CM16=0
PLC07=1
CM11=1⁽⁶⁾
PLC07=0
CM11=0
High-speed mode
CPU clock : f(XIN)
CM07=0
CM06=0
CM17=0
CM16=0
Middle-speed mode
(divide by 2)
CPU clock : f(XIN)/2
CM07=0
CM06=0
CM17=0
CM16=1
Middle-speed mode
(divide by 4)
CPU clock : f(XIN)/4
CM07=0
CM06=0
CM17=1
CM16=0
Middle-speed mode
(divide by 8)
CPU clock : f(XIN)/8
CM07=0
CM06=1
Middle-speed mode
(divide by 16)
CPU clock : f(XIN)/16
CM07=0
CM06=0
CM17=1
CM16=1
On-chip oscillator clock oscillation
On-chip oscillator mode
CM21=0⁽⁷⁾
CM21=1
CPU clock
f(Ring)
f(Ring)/2
f(Ring)/4
f(Ring)/8
f(Ring)/16
CM05=0
CM05=1⁽¹⁾
On-chip oscillator low power
dissipation mode
CPU clock
f(Ring)
f(Ring)/2
f(Ring)/4
f(Ring)/8
f(Ring)/16
CM04=1
CM04=0
PLL operation
mode
CPU clock : f(PLL)
CM07=0
CM06=0
CM17=0
CM16=0
PLC07=1
CM11=1⁽⁶⁾
PLC07=0
CM11=0
High-speed mode
CPU clock : f(XIN)
CM07=0
CM06=0
CM17=0
CM16=0
CM04=1
Middle-speed mode
(divide by 2)
CPU clock : f(XIN)/2
CM07=0
CM06=0
CM17=0
CM16=1
Middle-speed mode
(divide by 4)
CPU clock : f(XIN)/4
CM07=0
CM06=0
CM17=1
CM16=0
CM04=0
Middle-speed mode
(divide by 8)
CPU clock : f(XIN)/8
CM07=0
CM06=1
Middle-speed mode
(divide by 16)
CPU clock : f(XIN)/16
CM07=0
CM06=0
CM17=1
CM16=1
CM21=0⁽⁷⁾
CM21=1
CM04=1
CM04=0
On-chip oscillator
mode
CPU clock
f(Ring)
f(Ring)/2
f(Ring)/4
f(Ring)/8
f(Ring)/16
CM05=0
CM05=1⁽¹⁾
CM04=1
CM04=0
On-chip oscillator
low power
dissipation mode
CPU clock
f(Ring)
f(Ring)/2
f(Ring)/4
f(Ring)/8
f(Ring)/16
CM07=1⁽³⁾
Low-speed mode
CPU clock : f(XCIN)
CM07=0
CM07=0^{(2, 4)}
CM21=0
CM21=1
Low-speed mode
CPU clock : f(XCIN)
CM07=0
Sub clock oscillation
CM05=1^{(1, 8)}
Low power dissipation mode
CPU clock : (XCIN)
CM07=0
CM06=1
CM15=1
CM05=0
NOTES:
1. Avoid making a transition when the CM20 bit in the CM2 register is set to “1” (oscillation stop, re-oscillation detection function enabled).
Set the CM20 bit to “0” (oscillation stop, re-oscillation detection function disabled) before transiting.
2. Wait the main clock oscillation stabilizes.
3. Switch clock after oscillation of sub-clock is sufficiently stable.
4. Change CM17 and CM16 bits in the CM1 register before changing CM06 bit in the CM0 register.
5. Transit in accordance with arrow.
6. The PM20 bit in the PM2 register become effective when the PLC07 bit in the PLC0 register is set to “1” (PLL on). Change the PM20 bit when the PLC07 bit is set to “0” (PLL off).
Set the PM20 bit to “0” (2 waits) when PLL clock >16MHz.
7. Set the CM06 bit to “1” (division by 8 mode) before changing back the operation mode from on-chip oscillator mode to high- or middle-speed mode.
8. When the CM21 bit in the CM2 register = 0 (on-chip oscillator turned off) and the CM05 bit in the CM0 register = 1 (main clock turned off), the CM06 bit is fixed to 1 (divide-by-8 mode)
and the CM15 bit in the CM1 register is fixed to “1” (drive capability High).
Figure 10.11 State Transition in Normal Operating Mode
Rev.2.41 Jan 10, 2006 Page 100 of 390
REJ09B0185-0241