English
Language : 

MB87P2020 Datasheet, PDF (17/356 Pages) Fujitsu Component Limited. – Colour LCD/CRT/TV Controller
Embedded DRAM (1MByte) or external SDRAM (8MByte)
SDRAM Controller (SDC)
Graphic Controller Overview
MB87P2020 (Jasmine)
MB87J2120 (Lavender)
CCFL
Back
Light
Anti Aliasing Filter (AAF)
Pixel Processor (PP)
Pixel
Engine
(PE)
MAU
MCP
DIPA
User Logic Bus Interface (ULB)
Command Control
Video
DACs
Analog
Video
Graphic Processing Unit (GPU)
Digital
Video
VIC
DFU
CCU
LSA
BSF
XTAL
PIX
BUS
Clock
Unit
(CU)
Serial
SPB
User Logic Bus
Video Scaler Interface
Figure 1-2: Component overview for Lavender and Jasmine graphic controllers
Table 1-1: GDC components
Shortcut
Meaning
Main Function
VIC
Video Interface Controller
YUV-/RGB-Interface to video grabber
The ULB provides an interface to host MCU (MB91360 series). The main functions are MCU (User Logic
Bus) control inclusive wait state handling, address decoding and device controls, data buffering / synchro-
nisation between clock domains and command decoding. Beside normal data and command read and write
operation it supports DMA flow control for full automatic data transfer from MCU to GDC and vice versa.
Also an interrupt controlled data flow is possible and various interrupt sources inside the graphics controller
can be programmed.
The Clock Unit (CU) provides all necessary clocks to module blocks of GDC and a FR compliant (ULB)
interface to host MCU. Main functions are clock source select (XTAL, ULB clock, display clock or special
pin), programmable clock multiplier/divider with APLL, power management for all GDC devices and the
generation of synchronous RESET signal.
For Fujitsu internal purposes one independent macro is build in the GDC ASIC, the Serial Peripheral Bus
(SPB). It’s a single line serial interface. There is no interaction with other GDC components.
All drawing functions are executed in Pixel Processor (PP). It consists of three main components Pixel En-
gine (PE), Memory Access Unit (MAU) and Memory Copy (MCP). All functions provided by these blocks
are related to operations with pixel addresses {X, Y} possibly enhanced with layer information. GDC sup-
ports 16 layers by hardware, four of them can be visible at the same time. Each layer is capable of storing
Overview
Page 17