MC68HC908LD64 Datasheet, PDF (260/362 Pages) Freescale Semiconductor, Inc – Microcontrollers

Sync Processor
VEDGE — VSync Interrupt Edge Select
This bit specifies the triggering edge of Vsync interrupt. When it is "0",
the rising edge of internal Vsync signal which is either from the
VSYNC pin or extracted from the composite input signal will set VSIF
flag. When it is "1", the falling edge of internal Vsync signal will set
VSIF flag. Reset clears this bit.
1 = VSIF bit will be set by falling edge of Vsync
0 = VSIF bit will be set by rising edge of Vsync
VSIF — VSync Interrupt Flag
This flag is only set by the specified edge of the internal Vsync signal,
which is either from the VSYNC input pin or extracted from the
composite sync input signal. The triggering edge is specified by the
VEDGE bit. VSIF generates an interrupt request to the CPU if the
VSIE bit is also set. This bit is cleared by writing a "0" to it or by a reset.
1 = A valid edge is detected on the Vsync
0 = No valid Vsync is detected
COMP — Composite Sync Input Enable
This bit is set to enable the separator circuit which extracts the Vsync
pulse from the composite sync input on HSYNC. The extracted Vsync
signal is used as it were from the VSYNC input. Reset clears this bit.
1 = Composite sync input enabled
0 = Composite sync input disabled
VINVO — VOUT Signal Polarity
This bit, together with the ATPOL bit in SPCR1 controls the output
polarity of the VOUT signal (see Table 17-4).
HINVO — HOUT Signal Polarity
This bit, together with the ATPOL bit in SPCR1 controls the output
polarity of the HOUT signal (see Table 17-4).
Data Sheet
260
Sync Processor
MC68HC908LD64 — Rev. 3.0
Freescale Semiconductor