MC68HC908LD64 Datasheet, PDF (236/362 Pages) Freescale Semiconductor, Inc – Microcontrollers

DDC12AB Interface
This DDC12AB module uses the DDCSCL clock line and the DDCSDA
data line to communicate with external DDC host or IIC interface. These
two pins are shared with port pins PTD4 and PTD5 respectively. The
outputs of DDCSDA and DDCSCL pins are open-drain type — no
clamping diode is connected between the pin and internal V_DD. The
maximum data rate typically is 100k-bps. The maximum communication
length and the number of devices that can be connected are limited by
a maximum bus capacitance of 400pF.
16.3 Features
• DDC1 hardware
• Compatibility with multi-master IIC bus standard
• Software controllable acknowledge bit generation
• Interrupt driven byte by byte data transfer
• Calling address identification interrupt
• Auto detection of R/W bit and switching of transmit or receive
mode
• Detection of START, repeated START, and STOP signals
• Auto generation of START and STOP condition in master mode
• Arbitration loss detection and No-ACK awareness in master mode
• 8 selectable baud rate master clocks
• Automatic recognition of the received acknowledge bit
16.4 I/O Pins
The DDC12AB module uses two I/O pins, shared with standard port I/O
pins. The full name of the DDC12AB I/O pins are listed in Table 16-1.
The generic pin name appear in the text that follows.
DDC12AB
Generic Pin Names:
SDA
SCL
Table 16-1. Pin Name Conventions
Full MCU Pin Names:
PTD5/DDCSDA
PTD4/DDCSCL
Pin Selected for
DDC Function By:
DDCDATE bit in PDCR ($0069)
DDCSCLE bit in PDCR ($0069)
Data Sheet
236
DDC12AB Interface
MC68HC908LD64 — Rev. 3.0
Freescale Semiconductor