English
Language : 

EZ80L92MCU Datasheet, PDF (31/241 Pages) Zilog, Inc. – eZ80Acclaim Flash Microcontrollers
eZ80L92 MCU
Product Specification
16
Table 1. 100-Pin LQFP Pin Identification of the eZ80L92 Device (Continued)
Pin # Symbol
78 PC2
RTS1
79 PC3
CTS1
80 PC4
DTR1
81 PC5
DSR1
Function
Signal Direction
GPIO Port C Bidirectional
Request to
Send
GPIO Port C
Output, Active Low
Bidirectional
Clear to Send Input, Active Low
GPIO Port C Bidirectional
Data Terminal Output, Active Low
Ready
GPIO Port C Bidirectional
Data Set
Ready
Input, Active Low
Description
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
C pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port C is multiplexed with
one UART.
Modem control signal from UART. This
signal is multiplexed with PC2.
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
C pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port C is multiplexed with
one UART.
Modem status signal to the UART. This
signal is multiplexed with PC3.
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
C pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port C is multiplexed with
one UART.
Modem control signal to the UART. This
signal is multiplexed with PC4.
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
C pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port C is multiplexed with
one UART.
Modem status signal to the UART. This
signal is multiplexed with PC5.
PS013012-1004
PRELIMINARY
Architectural Overview