English
Language : 

EZ80L92MCU Datasheet, PDF (29/241 Pages) Zilog, Inc. – eZ80Acclaim Flash Microcontrollers
eZ80L92 MCU
Product Specification
14
Table 1. 100-Pin LQFP Pin Identification of the eZ80L92 Device (Continued)
Pin # Symbol
71 PD3
CTS0
72 PD4
DTR0
73 PD5
DSR0
74 PD6
DCD0
Function
Signal Direction
GPIO Port D Bidirectional
Clear to Send Input, Active Low
GPIO Port D Bidirectional
Data Terminal Output, Active Low
Ready
GPIO Port D Bidirectional
Data Set
Ready
GPIO Port D
Input, Active Low
Bidirectional
Data Carrier Input, Active Low
Detect
Description
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
D pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port D is multiplexed with
one UART.
Modem status signal to the UART. This
signal is multiplexed with PD3.
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
D pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port D is multiplexed with
one UART.
Modem control signal to the UART. This
signal is multiplexed with PD4.
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
D pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port D is multiplexed with
one UART.
Modem status signal to the UART. This
signal is multiplexed with PD5.
This pin can be used for general-purpose I/
O. It can be individually programmed as
input or output and can also be used
individually as an interrupt input. Each Port
D pin, when programmed as output, can be
selected to be an open-drain or open-
source output. Port D is multiplexed with
one UART.
Modem status signal to the UART. This
signal is multiplexed with PD6.
PS013012-1004
PRELIMINARY
Architectural Overview