English
Language : 

EZ80L92MCU Datasheet, PDF (25/241 Pages) Zilog, Inc. – eZ80Acclaim Flash Microcontrollers
eZ80L92 MCU
Product Specification
10
Table 1. 100-Pin LQFP Pin Identification of the eZ80L92 Device (Continued)
Pin # Symbol
37 DATA2
38 DATA3
39 DATA4
40 DATA5
41 DATA6
42 DATA7
43
VDD
44
VSS
45 IORQ
46 MREQ
Function
Data Bus
Signal Direction
Bidirectional
Data Bus
Bidirectional
Data Bus
Bidirectional
Data Bus
Bidirectional
Data Bus
Bidirectional
Data Bus
Bidirectional
Power Supply
Ground
Input/Output Bidirectional, Active
Request
Low
Memory
Request
Bidirectional, Active
Low
Description
The data bus transfers data to and from I/O
and memory devices. The eZ80L92 MCU
drives these lines only during Write cycles
when the eZ80L92 MCU is the bus master.
The data bus transfers data to and from I/O
and memory devices. The eZ80L92 MCU
drives these lines only during Write cycles
when the eZ80L92 MCU is the bus master.
The data bus transfers data to and from I/O
and memory devices. The eZ80L92 MCU
drives these lines only during Write cycles
when the eZ80L92 MCU is the bus master.
The data bus transfers data to and from I/O
and memory devices. The eZ80L92 MCU
drives these lines only during Write cycles
when the eZ80L92 MCU is the bus master.
The data bus transfers data to and from I/O
and memory devices. The eZ80L92 MCU
drives these lines only during Write cycles
when the eZ80L92 MCU is the bus master.
The data bus transfers data to and from I/O
and memory devices. The eZ80L92 MCU
drives these lines only during Write cycles
when the eZ80L92 MCU is the bus master.
Power Supply.
Ground.
IORQ indicates that the CPU is accessing
a location in I/O space. RD and WR
indicate the type of access. The eZ80L92
MCU does not drive this line during
RESET. It is an input in bus acknowledge
cycles.
MREQ Low indicates that the CPU is
accessing a location in memory. The RD,
WR, and INSTRD signals indicate the type
of access. The eZ80L92 MCU does not
drive this line during RESET. It is an input
in bus acknowledge cycles.
PS013012-1004
PRELIMINARY
Architectural Overview