MC68HC08AZ60 Datasheet, PDF (73/452 Pages) Motorola, Inc – Advance Information

Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
CPU during break interrupts
CPU during break interrupts
If the break module is enabled, a break interrupt causes the CPU to
execute the software interrupt instruction (SWI) at the completion of the
current CPU instruction. See Break Module on page 135. The program
counter vectors to $FFFC–$FFFD ($FEFC–$FEFD in monitor mode).
A return-from-interrupt instruction (RTI) in the break routine ends the
break interrupt and returns the MCU to normal operation if the break
interrupt has been deasserted.
9-cpu
MOTOROLA
MC68HC08AZ60 — Rev 1.0
Central Processor Unit (CPU)
73
For More Information On This Product,
Go to: www.freescale.com