MC68HC08AZ60 Datasheet, PDF (154/452 Pages) Motorola, Inc – Advance Information

Freescale Semiconductor, Inc.
Computer Operating Properly Module (COP)
Functional Description
The COP counter is a free-running 6-bit counter preceded by a 12-bit
prescaler. If not cleared by software, the COP counter overflows and
generates an asynchronous reset after 2¹³ – 2⁴ or 2¹⁸ – 2⁴ CGMXCLK
cycles, depending on the state of the COP long timeout bit, COPL, in the
CONFIG-1. When COPL = 1, a 4.9152-MHz crystal gives a COP timeout
period of 53.3 ms. Writing any value to location $FFFF before an
overflow occurs prevents a COP reset by clearing the COP counter and
stages 4–12 of the SIM counter.
NOTE:
Service the COP immediately after reset and before entering or after
exiting stop mode to guarantee the maximum time before the first COP
counter overflow.
A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the
COP bit in the reset status register (RSR).
NOTE:
In monitor mode, the COP is disabled if the RST pin or the IRQ pin is
held at V_Hi. During the break state, V_Hi on the RST pin disables the COP.
Place COP clearing instructions in the main program and not in an
interrupt subroutine. Such an interrupt subroutine could keep the COP
from generating a reset even while the main program is not working
properly.
MC68HC08AZ60 — Rev 1.0
154
Computer Operating Properly Module (COP)
For More Information On This Product,
Go to: www.freescale.com
2-cop
MOTOROLA